AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 335

no-image

AT91SAM7S256D-AU

Manufacturer Part Number
AT91SAM7S256D-AU
Description
ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
Manufacturer
Atmel
Series
SAM7S256r
Datasheet

Specifications of AT91SAM7S256D-AU

Rohs
yes
Core
ARM
Processor Series
AT91SAM
Data Bus Width
16 bit/32 bit
Maximum Clock Frequency
55 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
3 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT
Interface Type
2-Wire, I2S, SPI, USART
Length
7 mm

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256D-AU
Manufacturer:
ATMEL
Quantity:
101
Part Number:
AT91SAM7S256D-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S256D-AU-999
Manufacturer:
Atmel
Quantity:
10 000
Figure 30-20. Programmer Sends Data While the Bus is Busy
Figure 30-21. Arbitration Cases
Data from a Master
TWI DATA transfer
TWI DATA transfer
Data from TWI
(DADR + W + START + Write THR)
The flowchart shown in
mode.
(DADR + W + START + Write THR)
ARBLST
TWCK
A transfer is programmed
TWCK
TWD
TWD
A transfer is programmed
TWCK
TWD
Figure 30-22 on page 336
S
S
S
DATA sent by a master
1
1
1
Transfer is stopped
Bus is busy
0 0
0
0 0
1
STOP sent by the master
Transfer is kept
1 1
1 1
TWI stops sending data
Arbitration is lost
(DADR + W + START + Write THR)
Transfer is programmed again
Data from the master
Bus is busy
gives an example of read and write operations in Multi-master
Transfer is kept
Bus is free
Bus is considered as free
Transfer is initiated
P
P
Bus is free
Transfer is initiated
Bus is considered as free
START sent by the TWI
S
S
S
SAM7S Series [DATASHEET]
1
1
1
0
0 0
0
DATA sent by the TWI
1
0
The master stops sending data
1 1
Arbitration is lost
1 1
6175M–ATARM–26-Oct-12
Data from the TWI
335

Related parts for AT91SAM7S256D-AU