AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 501

no-image

AT91SAM7S256D-AU

Manufacturer Part Number
AT91SAM7S256D-AU
Description
ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
Manufacturer
Atmel
Series
SAM7S256r
Datasheet

Specifications of AT91SAM7S256D-AU

Rohs
yes
Core
ARM
Processor Series
AT91SAM
Data Bus Width
16 bit/32 bit
Maximum Clock Frequency
55 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
3 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT
Interface Type
2-Wire, I2S, SPI, USART
Length
7 mm

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256D-AU
Manufacturer:
ATMEL
Quantity:
101
Part Number:
AT91SAM7S256D-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S256D-AU-999
Manufacturer:
Atmel
Quantity:
10 000
35. USB Device Port (UDP)
35.1
Table 35-1.
35.2
Figure 35-1. Block Diagram
MCK
UDPCK
udp_int
external_resume
Endpoint Number
0
1
2
3
Overview
The USB Device Port (UDP) is compliant with the Universal Serial Bus (USB) V2.0 full-speed device specification.
Each endpoint can be configured in one of several USB transfer types. It can be associated with one or two banks
of a dual-port RAM used to store the current data payload. If two banks are used, one DPR bank is read or written
by the processor, while the other is read or written by the USB device peripheral. This feature is mandatory for iso-
chronous endpoints. Thus the device maintains the maximum bandwidth (1M bytes/s) by working with endpoints
with two banks of DPR.
Suspend and resume are automatically detected by the USB device, which notifies the processor by raising an
interrupt. Depending on the product, an external signal can be used to send a wake up to the USB host controller.
Block Diagram
Access to the UDP is via the APB bus interface. Read and write to the data FIFO are done by reading and writing
8-bit values to APB registers.
Atmel Bridge
MCU
APB
Bus
to
USB Endpoint Description
Mnemonic
EP0
EP1
EP2
EP3
U
e
n
e
a
e
s
r
r
c
I
t
f
Dual-Bank
W
a
p
p
e
Master Clock
Domain
r
r
USB Device
Yes
Yes
No
No
FIFO
RAM
Dual
Port
Recovered 12 MHz
Domain
Max. Endpoint Size
W
a
p
p
e
r
r
Suspend/Resume Logic
12 MHz
64
64
64
8
Interface
Engine
Serial
SIE
SAM7S Series [DATASHEET]
Control/Bulk/Interrupt
Control/Bulk/Interrupt
6175M–ATARM–26-Oct-12
Bulk/Iso/Interrupt
Bulk/Iso/Interrupt
Endpoint Type
txoen
eopn
txd
rxdm
rxd
rxdp
Transceiver
Embedded
USB
DM
DP
501

Related parts for AT91SAM7S256D-AU