AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 637
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT91SAM7S256D-AU
Manufacturer Part Number
AT91SAM7S256D-AU
Description
ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
Manufacturer
Atmel
Series
SAM7S256r
Datasheet
1.AT91SAM7S256D-AU.pdf
(775 pages)
Specifications of AT91SAM7S256D-AU
Rohs
yes
Core
ARM
Processor Series
AT91SAM
Data Bus Width
16 bit/32 bit
Maximum Clock Frequency
55 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
3 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT
Interface Type
2-Wire, I2S, SPI, USART
Length
7 mm
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT91SAM7S256D-AU
Manufacturer:
ATMEL
Quantity:
101
- Current page: 637 of 775
- Download datasheet (5Mb)
40.8.4.4
40.8.4.5
40.8.5
40.8.5.1
40.8.6
40.8.6.1
40.8.6.2
40.8.6.3
None.
Setting Channel Duty Cycle Register (PWM_CDTYx) at 0 in center aligned mode or at 0 or 1 in left aligned mode
may change the polarity of the signal.
Do not set PWM_CDTYx at 0 in center aligned mode.
Do not set PWM_CDTYx at 0 or 1 in left aligned mode.
Erratic behavior of the CHIDx status bit in the PWM_SR Register. When a channel is disabled by writing in the
PWM_DIS Register just after enabling it (before completion of a Clock Period of the clock selected for the channel),
the PWM line is internally disabled but the CHIDx status bit in the PWM_SR stays at 1.
Do not disable a channel before completion of one period of the selected clock.
If an event (RTTINC or ALMS) occurs within the same slow clock cycle during which the RTT_SR is read, the cor-
responding bit might be cleared. This can lead to the loss of this event.
The software must handle the RTT event as an interrupt and should not poll RTT_SR.
If a software reset (SWRSTin the SPI Control Register) is performed, the SPI may not work properly (the clock is
enabled before the chip select.
The SPI Control Register field, SWRST needs to be written twice to be set correctly.
If the SPI is programmed with CSAAT = 1, SCBR(baudrate) = 1 and two transfers are performed consecutively on
the same slave with an IDLE state between them, the tx_ready signal does not rise after the second data has been
transferred in the shifter. This can imply for example, that the second data is sent twice.
Do not use the combination CSAAT = 1 and SCBR = 1.
In FIXED Mode, with CSAAT bit set, and in “PDC mode” the Chip Select can rise depending on the data written in
the SPI_TDR when the TX_EMPTY flag is set. If for example, the PDC writes a “1” in the bit 24 (LASTXFER bit) of
the SPI_TDR, the chip select will rise as soon as the TXEMPTY flag is set.
Use the CS in PIO mode when PDC mode is required and CS has to be maintained between transfers.
Real Time Timer (RTT)
Serial Peripheral Interface (SPI)
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround:
Problem Fix/Workaround
Problem Fix/Workaround
Problem Fix/Workaround
PWM: Constraints on Duty Cycle Value
PWM: Behavior of CHIDx Status Bits in the PWM_SR Register
RTT: Possible Event Loss when Reading RTT_SR
SPI: Software Reset Must be Written Twice
SPI: Bad tx_ready Behavior when CSAAT = 1 and SCBR = 1
SPI: LASTXFER (Last Transfer) Behavior
SAM7S Series [DATASHEET]
6175M–ATARM–26-Oct-12
637
Related parts for AT91SAM7S256D-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AT91SAM7S-EK](/photos/9/20/92029/at91sam7s-ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR ARM AT91SAM7S
Manufacturer:
Atmel
Datasheet:
![KSK-AT91SAM7S-PL](/photos/15/92/159245/largeiarsystemskickstartkit_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools KICKSTART KIT ATMEL AT91SAM7S
Manufacturer:
IAR Systems
![AT91SAM9R64-CU](/photos/12/13/121356/144-lfbga_tmb.jpg)
Part Number:
Description:
MCU ARM9 64K SRAM 144-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM7A3-AU](/photos/6/76/67646/313-100-lqfp_tmb.jpg)
Part Number:
Description:
IC ARM7 MCU FLASH 256K 100LQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G20B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC ARM9 MPU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9261B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
MCU ARM9 ULTRA LOW PWR 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G45-CU](/photos/12/13/121367/324-tfbga-pkg_tmb.jpg)
Part Number:
Description:
MCU ARM9 324-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G10-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC MCU ARM9 SAMPLING 217CBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9260B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9260B-QU](/photos/6/73/67311/313-208-pqfp_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 208-PQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM7X512-AU](/photos/6/76/67646/313-100-lqfp_tmb.jpg)
Part Number:
Description:
MCU ARM 512K HS FLASH 100-LQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM7X512-CU](/photos/6/89/68968/313-100-cbga_tmb.jpg)
Part Number:
Description:
MCU ARM 512K HS FLASH 100-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9263B-CU](/photos/12/13/121367/324-tfbga-pkg_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 200 MHZ 324-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91RM9200-CJ-002](/photos/12/32/123245/256-bga_tmb.jpg)
Part Number:
Description:
IC ARM MCU 16BIT 128K 256BGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM7S128-AU-001](/photos/12/13/121332/313-64-tqfp_tmb.jpg)
Part Number:
Description:
IC ARM7 MCU 32BIT 128K 64LQFP
Manufacturer:
Atmel
Datasheet: