MA180025 Microchip Technology, MA180025 Datasheet - Page 80

• Manufacturer Part Number: MA180025
• Description: MODULE PLUG-IN PIC18F87J90 PIM
• Manufacturer: Microchip Technology
• Series: PIC®r

Specifications of MA180025

• Accessory Type: Plug-In Module (PIM) - PIC18F87J90
• Product: Microcontroller Modules
• Silicon Manufacturer: Microchip
• Core Architecture: PIC
• Core Sub-architecture: PIC18
• Silicon Core Number: PIC18F
• Silicon Family Name: PIC18FxxJxx
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: PICDEM LCD 2 Demonstration Board (DM163030)
• For Use With: DM163030 - KIT DEV PICDEM LCD2
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F87J90 FAMILY
TABLE 6-3:
DS39933D-page 80
RTCVALL
ALRMCFG
ALRMRPT
ALRMVALH
ALRMVALL
CTMUCONH
CTMUCONL
CTMUICON
PADCFG1
Legend:
Note 1:
File Name
2:
3:
4:
5:
x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify
Bit 21 of the PC is only available in Test mode and Serial Programming modes.
These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as ‘0’. Reset states shown are
for 80-pin devices.
Alternate names and definitions for these bits when the MSSP module is operating in I
Masking” for details.
The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as ‘0’. See Section 3.4.3 “PLL
Frequency Multiplier” for details.
RA<7:6> and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default
clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as ‘0’.
RTCC Value Low Register Window based on RTCPTR<1:0>
Alarm Value High Register Window based on ALRMPTR<1:0>
Alarm Value Low Register Window based on ALRMPTR<1:0>
EDG2POL
CTMUEN
ALRMEN
ARPT7
ITRIM5
Bit 7
—
PIC18F87J90 FAMILY REGISTER FILE SUMMARY (CONTINUED)
EDG2SEL1 EDG2SEL0
CHIME
ARPT6
ITRIM4
Bit 6
—
—
CTMUSIDL
AMASK3
ITRIM3
ARPT5
Bit 5
—
EDG1POL
AMASK2
ARPT4
ITRIM2
TGEN
Bit 4
—
EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT 0000 0000
AMASK1
EDGEN
ARPT3
ITRIM1
Bit 3
—
RTSECSEL1 RTSECSEL0
EDGSEQEN
AMASK0
ARPT2
ITRIM0
Bit 2
2
C™ Slave mode. See Section 18.4.3.2 “Address
ALRMPTR1 ALRMPTR0 0000 0000
IDISSEN
ARPT1
IRNG1
Bit 1
 2010 Microchip Technology Inc.
CTTRIG
ARPT0
IRNG0
Bit 0
—
xxxx xxxx
0000 0000
xxxx xxxx
xxxx xxxx
0-00 0000
0000 0000
---- -00-
POR, BOR
Value on
Details on
64, 160
64, 159
64, 160
64, 163
64, 163
64, 321
64, 322
64, 323
64, 158
page