HD6473937RXV Renesas Electronics America, HD6473937RXV Datasheet - Page 87

• Manufacturer Part Number: HD6473937RXV
• Description: MCU 3/5V 60K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300L SLPr

Specifications of HD6473937RXV

• Core Processor: H8/300L
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: SCI
• Peripherals: POR, WDT
• Number Of I /o: 59
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: OTP
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

When these pins are designated as pins IRQ
to IRQ
in port mode register 3 and 1 and the
4
1
designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt.
Recognition of these interrupt requests can be disabled individually by clearing bits IEN4 to IEN1
to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.
When IRQ
to IRQ
interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector
4
1
numbers 8 to 5 are assigned to interrupts IRQ
to IRQ
. The order of priority is from IRQ
(high)
4
1
1
to IRQ
(low). Table 3-2 gives details.
4
3.3.4
Internal Interrupts
1. Internal interrupts
There are 23 internal interrupts that can be requested by the on-chip peripheral modules. When a
peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1.
Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in
IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When
internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 13,
11, and 10 are assigned to these interrupts. Table 3-2 shows the order of priority of interrupts from
on-chip peripheral modules.
2. IRQ
interrupt
0
interrupt is requested by the READY input signal from the FLEX™ decoder
The IRQ
0
incorporated in the chip. Rising or falling edge sensing can be selected for the IRQ
interrupt by
0
means of bit IEG0 in IEGR. When the designated edge is input while the IRQ
function is
0
selected by bit IRQ
in PMR3, bit IRRI0 is set to 1 in IRR1, and an interrupt is requested.
0
Interrupt request recognition can be disabled by clearing bit IEN0 to 0 in IENR1. In addition, all
interrupts can be masked by setting the I bit to 1 in CCR. When IRQ
interrupt exception handling
0
is initiated, the I bit is set to 1 in CCR. The vector number for IRQ
interrupt exception handling
0
is 4. See table 3-2 for details.
73