EP2AGX95EF29I5N Altera, EP2AGX95EF29I5N Datasheet - Page 47

no-image

EP2AGX95EF29I5N

Manufacturer Part Number
EP2AGX95EF29I5N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX95EF29I5N

Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX95EF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX95EF29I5N
Manufacturer:
ALTERA
0
Chapter 3: Memory Blocks in Arria II GX Devices
Memory Modes
Mixed Width Support
Asynchronous Clear
Figure 3–7. Output Latch Asynchronous Clear Waveform
Memory Modes
© November 2009
aclr at latch
outclk
aclr
q
f
1
Altera Corporation
M9K memory blocks support mixed data widths inherently. MLABs can support
mixed data widths through emulation with the Quartus II software. When using
simple dual-port, true dual-port, or FIFO modes, mixed width support allows you to
read and write different data widths to a memory block. For more information about
the different widths supported per memory mode, refer to
page
Arria II GX memory blocks support asynchronous clears on the output latches and
output registers. Therefore, if your RAM is not using output registers, you can still
clear the RAM outputs using the output latch asynchronous clear.
functional waveform showing this functionality.
You can selectively enable asynchronous clears per logical memory using the
Quartus II RAM MegaWizard Plug-In Manager.
For more information about the RAM MegaWizard Plug-In Manager, refer to the
RAM Megafunction User
Arria II GX memory blocks allow you to implement fully synchronous SRAM
memory in multiple modes of operation. M9K blocks do not support asynchronous
memory (unregistered inputs). MLABs support asynchronous (flow-through) read
operations.
Depending on which memory block you target, you can use the following modes:
To choose the desired read-during-write behavior, set the read-during-write behavior
to either new data, old data, or don't care in the RAM MegaWizard Plug-In Manager
in the Quartus II software. For more information about this behavior, refer to
“Read-During-Write” on page
Single-port
Simple dual-port
True dual-port
Shift-register
ROM
FIFO
3–7.
Guide.
3–17.
Arria II GX Device Handbook, Volume 1
“Memory Modes” on
Figure 3–7
shows a
3–7

Related parts for EP2AGX95EF29I5N