EP2AGX95EF29I5N Altera, EP2AGX95EF29I5N Datasheet - Page 83

• Manufacturer Part Number: EP2AGX95EF29I5N
• Description: IC ARRIA II GX FPGA 95K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX95EF29I5N

• Number Of Logic Elements/cells: 89178
• Number Of Labs/clbs: 3747
• Total Ram Bits: 6679
• Number Of I /o: 372
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 93674
• # I/os (max): 372
• Frequency (max): 500MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 93674
• Ram Bits: 7025459.2
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 4: DSP Blocks in Arria II GX Devices
Operational Mode Descriptions
Figure 4–13. Four-Multiplier Adder Mode Shown for Half-DSP Block
Note to
(1) Block output for accumulator overflow and saturate overflow.
High-Precision Multiplier Adder Mode
© July 2010
Figure
dataa_0[ ]
datab_0[ ]
dataa_1[ ]
datab_1[ ]
datab_2[ ]
dataa_3[ ]
datab_3[ ]
dataa_2[ ]
Altera Corporation
4–13:
In the high-precision multiplier adder, the DSP block can implement 2 two-multiplier
adders, with a multiplier precision of 18 × 36 (one two-multiplier adder per half-DSP
block). This mode is useful in filtering or fast Fourier transform (FFT) applications
where a datapath greater than 18 bits is required, yet 18 bits is sufficient for coefficient
precision. This can occur in cases where data has a high dynamic range. If the
coefficients are fixed, as in FFT and most filter applications, the precision of 18 bits
provides a dynamic range over 100 dB, if the largest coefficient is normalized to the
maximum 18-bit representation.
Half-DSP Block
clock[3..0]
ena[3..0]
aclr[3..0]
+
+
output_saturate
output_round
signa
signb
+
Arria II GX Device Handbook, Volume 1
overflow (1)
result[ ]
4–23