XC4VFX40-10FFG1152C Xilinx Inc, XC4VFX40-10FFG1152C Datasheet - Page 339

no-image

XC4VFX40-10FFG1152C

Manufacturer Part Number
XC4VFX40-10FFG1152C
Description
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX40-10FFG1152C

Number Of Logic Elements/cells
41904
Number Of Labs/clbs
4656
Total Ram Bits
2654208
Number Of I /o
448
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
TI
Quantity:
2 210
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
XILINX
0
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
Verilog Code for Fixed Delay Mode
Variable Delay Mode
The following code shows how to instantiate the IDELAY module in variable delay mode.
IDELAYCTRL must also be instantiated when operating in this mode (see
Overview,” page
VHDL Code for Variable Delay Mode
// The IDELAYCTRL primitive must be instantiated in conjunction with
// IDELAY
// primitive when used in Fixed Delay Mode.
// Module: IDELAY
// Description: Verilog instantiation template
// Fixed Delay Mode
//
// Device: Virtex-4 Family
//-------------------------------------------------------------------
// Instantiation Section
//
IDELAY U1
//Set IOBDELAY_TYPE attribute to FIXED for Fixed Delay Mode
//synthesis attribute IOBDELAY_TYPE of U1 is "FIXED";
//Set IOBDELAY_VALUE attribute to 31 for center of delay element
//synthesis attribute IOBDELAY_VALUE of U1 is 31;
-- The IDELAYCTRL primitive must be instantiated in conjunction with the
IDELAY
-- primitive when used in Variable Delay Mode.
-- Module: IDELAY
-- Description: VHDL instantiation template
-- Variable Delay Mode
--
-- Device: Virtex-4 Family
---------------------------------------------------------------------
-- Components Declarations
-- Component Declaration for IDELAY should be placed
-- after architecture statement but before "begin" keyword
component IDELAY
generic (
(
);
O(data_output)
I(data_input),
C(1’b0),
CE(1’b0),
INC(1’b0),
RST(1’b0)
);
C => ’0’,
CE => ’0’,
INC => ’0’,
RST => ’0’
341).
www.xilinx.com
ILOGIC Resources
“IDELAYCTRL
339

Related parts for XC4VFX40-10FFG1152C