SAM7SE256 Atmel Corporation, SAM7SE256 Datasheet - Page 149

• Manufacturer Part Number: SAM7SE256
• Manufacturer: Atmel Corporation

Specifications of SAM7SE256

• Flash (kbytes): 256 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 48 MHz
• Cpu: ARM7TDMI
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 88
• Ext Interrupts: 88
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 1
• Twi (i2c): 1
• Uart: 3
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

21.7.2
21.7.2.1
21.7.2.2
6222F–ATARM–14-Jan-11
A[0..14]
D[0..31]
(Not used A12)
32-bit SDRAM
Hardware Configuration
Software Configuration
CFIOR_NBS1_NWR1
SDCS_NCS1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A13
A14
A0
SDA10
SDCKE
SDCK
SDWE
BA0
BA1
CAS
RAS
The following configuration must be respected:
The data bus width is to be programmed to 32 bits.
The SDRAM initialization sequence is described in the “SDRAM Device Initialization” section of
the SDRAM Controller.
• Address lines A[0..11], A[13-14], BA0, BA1, SDA10, SDCS_NCS1, SDWE, SDCKE, NBS1,
• Assign the EBI CS1 to the SDRAM controller by setting the bit EBI_CS1A in the EBI Chip
• Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency.
RAS, CAS, and data lines D[8..31] are multiplexed with PIO lines and thus dedicated PIOs
must be programmed in peripheral mode in the PIO controller.
Select Assignment Register located in the bus matrix memory space.
1%6
1%6
SDA10
BA0
BA1
SDCKE
SDCK
CAS
RAS
SDWE
23
24
25
26
29
30
31
32
33
34
22
35
20
21
36
40
37
38
15
39
17
18
16
19
U1
U1
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
BA0
BA1
A12
N.C
CKE
CLK
DQML
DQMH
CAS
RAS
WE
CS
MT48LC16M16A2
MT48LC16M16A2
256 Mbits
VDDQ
VDDQ
VDDQ
VDDQ
VSSQ
VSSQ
VSSQ
VSSQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
VDD
VDD
VDD
VSS
VSS
VSS
2
4
5
7
8
10
11
13
42
44
45
47
48
50
51
53
1
14
27
3
9
43
49
28
41
54
6
12
46
52
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
3V3
C1 100NF
C1 100NF
C2 100NF
C2 100NF
C3 100NF
C3 100NF
C4 100NF
C4 100NF
C5 100NF
C5 100NF
C6 100NF
C6 100NF
C7 100NF
C7 100NF
TSOP54 PACKAGE
CFIOW_NBS3_NWR3
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A13
A14
A1
1%6
1%6
SDA10
BA0
BA1
SDCKE
SDCK
CAS
RAS
SDWE
SAM7SE512/256/32
23
24
25
26
29
30
31
32
33
34
22
35
20
21
36
40
37
38
15
39
17
18
16
19
U2
U2
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
BA0
BA1
A12
N.C
CKE
CLK
DQML
DQMH
CAS
RAS
WE
CS
MT48LC16M16A2
MT48LC16M16A2
256 Mbits
VDDQ
VDDQ
VDDQ
VDDQ
VSSQ
VSSQ
VSSQ
VSSQ
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
VDD
VDD
VDD
VSS
VSS
VSS
2
4
5
7
8
10
11
13
42
44
45
47
48
50
51
53
1
14
27
3
9
43
49
28
41
54
6
12
46
52
3V3
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
C8 100NF
C8 100NF
C9 100NF
C9 100NF
C10 100NF
C10 100NF
C11 100NF
C11 100NF
C12 100NF
C12 100NF
C13 100NF
C13 100NF
C14 100NF
C14 100NF
149