DK-DEV-3SL150N Altera, DK-DEV-3SL150N Datasheet - Page 11
![KIT DEVELOPMENT STRATIX III](/photos/9/20/92079/dk-dev-3sl150n_sml.jpg)
DK-DEV-3SL150N
Manufacturer Part Number
DK-DEV-3SL150N
Description
KIT DEVELOPMENT STRATIX III
Manufacturer
Altera
Series
Stratix® IIIr
Type
FPGAr
Datasheets
1.EP3SL150F780C4N.pdf
(16 pages)
2.EP3SL150F780C4N.pdf
(332 pages)
3.DK-DEV-3SL150N.pdf
(34 pages)
Specifications of DK-DEV-3SL150N
Contents
Development Platform, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP3S
Silicon Family Name
Stratix III
Kit Contents
Development Board, Cable And Accessories
Rohs Compliant
Yes
For Use With/related Products
EP3SL150F152
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2568
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-3SL150N
Manufacturer:
Altera
Quantity:
135
- Current page: 11 of 332
- Download datasheet (4Mb)
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
Electrical Characteristics
Table 1–15. Single-Ended SSTL and HSTL I/O Standards Signal Specifications
Table 1–16. Differential SSTL I/O Standard Specifications
Table 1–17. Differential HSTL I/O Standards Specifications
Table 1–18. Differential I/O Standard Specifications (Part 1 of 2)
© July 2010 Altera Corporation
HSTL-12
CLASS II
Note to
(1) Use the current strength settings that are equal or larger than the I
SSTL-2
CLASS I, II
SSTL-18
CLASS I, II
SSTL-15
CLASS I, II
HSTL-18
CLASS I, II
HSTL-15
CLASS I, II
HSTL-12
CLASS I, II
2.5 V LVDS
(Row I/O)
Standard
Standard
I/O Standard
Standard
I/O
I/O
OCT or lower current strengths may provide better signal integrity and lower power.
I/O
Table
1–15:
2.375
1.425
-0.15
1.71
Min
Min
2.375
2.375
Min
1.425
1.71
1.14
Min
V
IL(DC)
V
V
CCIO
Typ
2.5
1.8
1.5
CCIO
Typ
V
2.5
2.5
Refer to the figures for “Differential I/O Standards” in
the receiver input and transmitter output waveforms, and for all the differential I/O
standards (LVDS, mini-LVDS, RSDS). V
column clock input pins. V
column I/Os.
V
(V)
REF
(V)
CCIO
Max
Typ
1.8
1.5
1.2
(V)
-0.08
(V)
2.625
1.575
Max
1.89
2.625
2.625
Max
1.575
1.89
1.26
Max
V
REF
0.25
Min
Min
0.1
0.1
0.3
0.2
Min
V
+0.08
0.16
SWING (DC)
Min
0.2
0.2
V
DIF(DC)
V
Condition
IH(DC)
+ 0.6
+ 0.6
V
V
Max
V
V
V
(V)
—
CM
CM
+ 0.3
CCIO
CCIO
ID
Max
(V)
V
—
—
= 1.25
= 1.25
(V)
(V)
CCIO
V
CCIO
Max
(1)
+ 0.15
-0.175
V
V
- 0.2
Min
0.78
0.68
CCIO
CCIO
Min
—
—
CCPD
/2
/2
Max
—
—
is the power supply for the row I/Os and all other
OL
0.5* V
V
V
V
V
V
and I
Typ
X(AC)
REF
X (AC)
CCIO
—
—
Typ
IL(AC)
—
—
Max
0.05
1.05
Min
/2
-0.15
(6)
(6)
(V)
(V)
OH
CCIO
(V)
values listed to meet the V
CC_CLKIN
+ 0.175
V
V
+ 0.2
Max
1.12
Condition
Max
D
0.9
D
—
CCIO
CCIO
V
—
V
max
max
V
ICM(DC)
Mbps
Mbps
REF
/2
/2
700
IH(AC)
> 700
Min
+ 0.15
is the power supply for the differential
(V)
(Note 1)
0.4* V
(V)
0.78
0.68
Min
0.62
0.35
Min
0.5
V
CCIO
SWING(AC)
Max
1.55
1.8
(6)
(6)
0.25* V
“Glossary” on page 1–326
V
(Part 2 of 2)
Max
OL
V
0.5* V
OL
CM(DC)
(V)
(V)
+ 0.6
+ 0.6
Max
Stratix III Device Handbook, Volume 2
V
V
Typ
—
and V
—
—
0.247
0.247
CCIO
CCIO
CCIO
Min
(V)
CCIO
OH
V
0.75 * V
-0.125
- 0.15
specifications for each line.
OD
V
V
Min
0.6* V
V
Typ
CCIO
CCIO
—
—
—
(V)
Min
OH
1.12
Max
0.9
/2
/2
(V)
(2)
CCIO
CCIO
V
Max
OX (AC)
0.6
0.6
V
Typ
—
—
CCIO
Min
(mA)
0.4
0.4
0.3
IOL
/2
16
(V)
V
DIF(AC)
1.125 1.25 1.375
1.125 1.25 1.375
V
+0.125
Min
+ 0.48
V
for
Max
CCIO
0.15
Max
1–11
(mA)
(V)
CCIO
V
—
-16
—
—
I
/2 +
CCIO
OH
V
/2
OCM
Typ
(V)
(2)
Max
Related parts for DK-DEV-3SL150N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX230N](/photos/28/41/284156/dk-dev-4sgx230n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: