DK-DEV-3SL150N Altera, DK-DEV-3SL150N Datasheet - Page 24
DK-DEV-3SL150N
Manufacturer Part Number
DK-DEV-3SL150N
Description
KIT DEVELOPMENT STRATIX III
Manufacturer
Altera
Series
Stratix® IIIr
Type
FPGAr
Datasheets
1.EP3SL150F780C4N.pdf
(16 pages)
2.EP3SL150F780C4N.pdf
(332 pages)
3.DK-DEV-3SL150N.pdf
(34 pages)
Specifications of DK-DEV-3SL150N
Contents
Development Platform, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP3S
Silicon Family Name
Stratix III
Kit Contents
Development Board, Cable And Accessories
Rohs Compliant
Yes
For Use With/related Products
EP3SL150F152
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2568
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-3SL150N
Manufacturer:
Altera
Quantity:
135
- Current page: 24 of 332
- Download datasheet (4Mb)
1–24
Table 1–26. DPA Lock Time Specifications for Stratix III Devices
Figure 1–2. DPA Lock Time Specification with DPA PLL Calibration Enabled
Stratix III Device Handbook, Volume 2
Miscellaneous
Notes to
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in this table applies to both commercial and industrial grade.
(4) These are the number of repetitions for the stated training pattern to achieve 256 data transitions.
(5) Altera recommends PLL re-calibration for the situations below to guarantee DPA locking:
■
■
(6) Slow clock = data rate (Hz)/ Deserialization factor.
Standard
Sparse data transitions. For example: Repeating sequences of ten 1s and ten 0s.
0 PPM frequency difference and/or 0° phase difference between the clock and data.
Table
rx_dpa_locked
1–26:
rx_reset
10101010
01010101
Training
Pattern
Figure 1–2
Transitions
of Training
Repetition
Number of
Pattern
in one
Data
shows the DPA time specification with DPA PLL calibration enabled.
8
8
transitions
256 data
repetitions
Number of
Transition
per 256
Data
(4)
32
32
clock cycles
96 slow
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
PLL calibration
PLL calibration
Condition
with DPA PLL
with DPA PLL
without DPA
without DPA
calibration
calibration
DPA Lock Time
(Note
transitions
256 data
1), (2),
(5)
3×256 data transitions +
3×256 data transitions +
clock cycles
(3)
2×96 slow clock cycles
2×96 slow clock cycles
96 slow
256 data transitions
256 data transitions
(Part 2 of 2)
Min
(6)
(6)
transitions
256 data
© July 2010 Altera Corporation
Switching Characteristics
Typ
—
—
—
—
Max
—
—
—
—
Related parts for DK-DEV-3SL150N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: