AT91SAM9M10-CU Atmel, AT91SAM9M10-CU Datasheet - Page 944

IC MCU 16/32BIT ARM9 324TFBGA

AT91SAM9M10-CU

Manufacturer Part Number
AT91SAM9M10-CU
Description
IC MCU 16/32BIT ARM9 324TFBGA
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM9M10-CU

Core Processor
ARM9
Core Size
16/32-Bit
Speed
400MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, SSC, UART/USART, USB
Peripherals
AC'97, DMA, LCD, POR, PWM, WDT
Number Of I /o
160
Program Memory Size
64KB (64K x 8)
Program Memory Type
ROM
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
0.9 V ~ 1.1 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
324-TFBGA
Processor Series
AT91SAMx
Core
ARM926EJ-S
Data Bus Width
32 bit
Data Ram Size
32 KB
Interface Type
2-Wire, SPI, USART
Maximum Clock Frequency
133 MHz
Number Of Programmable I/os
5
Number Of Timers
2 x 16 bit
Operating Supply Voltage
1.65 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP, AT91SAM9M10-G45-EK
Controller Family/series
AT91
No. Of I/o's
160
Ram Memory Size
64KB
Cpu Speed
400MHz
No. Of Timers
2
Rohs Compliant
Yes
Cpu Family
AT91
Device Core
ARM926EJ-S
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
64KB
# I/os (max)
160
Number Of Timers - General Purpose
7
Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (max)
1.1/1.95/3.6V
Operating Supply Voltage (min)
0.9/1.65/1.8/3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Package Type
TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9M10-CU
Manufacturer:
Atmel
Quantity:
996
Part Number:
AT91SAM9M10-CU
Manufacturer:
Atmel
Quantity:
10 000
6355B–ATARM–21-Jun-10
The vertical position can be easily calculated by dividing the data at offset 0 (X
at offset 1 (Y
The horizontal position can be easily calculated by dividing the data at offset 2 (Y
data at offset 3 (X
if the bit PRES in
measure both position and pressure.
The resulting buffer is 16 bits wide and its structure stored in memory is:
1. X
2. Y
3. Y
4. X
5. AD4 to AD7 if enabled.
1. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
2. Close the switches on the inputs X
3. Convert Channel X
4. Close the switches on the inputs X
5. Convert Channel Y
6. Close the switches on the inputs X
7. Convert Channel X
8. Close the switches on the inputs X
9. Convert Channel X
10. Close the switches on the inputs X
11. Convert Channel Y
12. Close the switches on the inputs Y
13. Convert Channel Y
14. Close the switches on the inputs Y
15. Convert Channel Y
16. Close the switches on the inputs Y
17. Convert Channel X
18. if Channel 4 to channel 7are enabled, convert the channels and store result in the cor-
19. If SLEEP is set, sleep down the ADC cell.
1. Z1
2. Z2
3. X
4. Y
5. Xpos
6. Y
result in both TSADCC_CDR0 and TSADCC_LCDR.
from the result and store the subtraction result in both TSADCC_CDR1 and
TSADCC_LCDR.
TSADCC_XPDR in TSADCC_LCDR.
result in both TSADCC_CDR2 and TSADCC_LCDR.
result in both TSADCC_CDR3 and TSADCC_LCDR.
responding TSADCC_CDRx and TSADCC_LCDR
P
P
P
P
P
P
P
- X
- X
- Y
- Y
- X
- X
- Y
M
M
M
M
M
M
M
P
- X
M
P
“TSADCC Mode Register”
).
- Y
M
).
p
M
p,
P
p
p
M
M
subtract TSADCC_CDR3 from the result and store the subtraction
subtract TSADCC_CDR3 from the result and store the subtraction
and store the result in both TSADCC_Z1DR and TSADCC_LCDR.
subtract TSADCC_CDR1 from the result and store the subtraction
and store the result in TSADCC_XPDR, subtract TSADCC_CDR1
and store the result in both TSADCC_Z2DR and TSADCC_LCDR.
and store the result in TSADCC_CDR1.
and store the result in TSADCC_CDR3 while storing content of
M
M
P
P
P
P
P
P
and X
and X
and X
and Y
and Y
and Y
and Y
and Y
is enabled, the following sequence is performed to
M
M
M
M
M
M
p
P
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
during the Sample and Hold Time.
AT91SAM9M10
P
- X
M
P
) by the data
- Y
M
) by the
944

Related parts for AT91SAM9M10-CU