ez80190 ZiLOG Semiconductor, ez80190 Datasheet - Page 170

no-image

ez80190

Manufacturer Part Number
ez80190
Description
Ez80190 Microprocessor
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80190AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80190AZ050EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80190AZ050EG
Manufacturer:
TYCO
Quantity:
120
Part Number:
ez80190AZ050EG
Manufacturer:
Zilog
Quantity:
70
Part Number:
ez80190AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80190AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80190AZ050SC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80190AZ050SG
Manufacturer:
ZiLOG
Quantity:
135
PS006613-0306
Bit
Reset
CPU Access
Note: W = Write Only.
Bit
Position
7
BRK_NEXT
6
BRK_ADDR3
5
BRK_ADDR2
ZDI Break Control Register
The ZDI Break Control register,
(ZDI_BRK_CTL = 10h in the ZDI Write Only Register Address Space)
Value Description
0
1
0
1
0
1
Table 84. ZDI Break Control Register
The ZDI break on the next CPU instruction is disabled.
The ZDI break on the next CPU instruction is enabled. The
CPU is instructed to use multiple Op Codes and multiple byte
operands. This function only breaks on the first Op Code in a
multiple Op Code instruction. If both the ZCL and ZDA pins
are forced Low (0) during a RESET, this bit is set to 1 and a
break occurs on the first instruction following the RESET.
The ZDI break, upon matching break address 3, is disabled.
The ZDI break, upon matching break address 3, is enabled.
ZDI asserts a break when the CPU address, ADDR[23:0],
matches the value in the ZDI Address Match 3 registers,
{ZDI_ADDR3_U, ZDI_ADDR3_H, ZDI_ADDR3_L}. Breaks
can only occur on an instruction boundary. If the address is
not the beginning of an instruction, then the break occurs at
the end of the current instruction. The break is implemented
by setting the BRK_NEXT bit to 1.The BRK_NEXT bit must be
reset to 0 to release the break.
The ZDI break, upon matching break address 2, is disabled.
The ZDI break, upon matching break address 2, is enabled.
ZDI asserts a break when the CPU address, ADDR[23:0],
matches the value in the ZDI Address Match 2 registers,
{ZDI_ADDR2_U, ZDI_ADDR2_H, ZDI_ADDR2_L}. Breaks
can only occur on an instruction boundary. If the address is
not the beginning of an instruction, then the break occurs at
the end of the current instruction. The break is implemented
by setting the BRK_NEXT bit to 1. The BRK_NEXT bit must
be reset to 0 to release the break.
W
7
0
W
6
0
PRELIMINARY
Table
W
5
0
84, is used to enable break points.
W
4
0
W
3
0
eZ80190 Product Specification
W
2
0
W
1
0
ZiLOG Debug Interface
W
0
0
156

Related parts for ez80190