tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 314

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
20.4 Register Setting
20. 10-bit AD Converter (ADC)
RA001
20.4 Register Setting
20.5 Starting STOP/IDLE0/SLOW Modes
ADCDRL and ADCDRH are initialized to "0". If any of these modes is started during AD conversion, AD conver-
sion is suspended, and the AD converter stops (registers are likewise initialized). When restored from STOP/ IDLE0/
SLOW mode, AD conversion is not automatically restarted. Therefore, registers must be reconfigured as necessary.
nected and, therefore, there is no possibility of current flowing into the analog reference voltage.
If STOP/IDLE0/SLOW mode is started, registers ADCCR1<ADRS, AMD, AINEN>, ADCCR2<EOCF, ADBF>,
If STOP/IDLE0/SLOW mode is started during AD conversion, analog reference voltage is automatically discon-
SLOOP :
1. Set the AD converter control register 1 (ADCCR1) as described below:
2. Set the AD converter control register 2 (ADCCR2) as described below:
3. After the above two steps are completed, set "1" on the AD conversion start (ADRS) of the AD converter
4. As AD conversion is finished, the AD conversion end flag (EOCF) of the AD converter control register 2
5. After the conversion result is read from the AD converted value register (ADCDRH), EOCF is cleared to
control register 1 (ADCCR1), and AD conversion starts immediately if single mode is selected.
(ADCCR2) is set to "1", the AD conversion result is stored in the AD converted value registers (ADCDRH
and ADCDRL), and the INTADC interrupt request is generated.
"0". EOCF will also be cleared to "0" if AD conversion is performed once again before reading the AD con-
verted value register (ADCDRH). In this case, the previous conversion result is retained until AD conver-
sion is finished.
Example: After selecting the conversion time 15.6 Ps at 10 MHz and the analog input channel AIN3 pin, perform AD con-
• From the AD input channel select (SAIN), select the channel in which AD conversion is to be per-
• Set the analog input control (AINEN) to "Analog input enable".
• At AMD, specify the AD operating mode (single or repeat mode).
• At the AD conversion time (ACK), specify the AD conversion time. For information on how to specify
formed.
the conversion time, refer to the AD converter control register 2 and Table 20-1.
: (Port setting)
LD
LD
SET
TEST
JRS
LD
version once. After checking EOCF, store the conversion result in the HL register. The operation mode is single
mode.
(ADCCR1), 0y00110011
(ADCCR2), 0y00000011
(ADCCR1). 7
(ADCCR2). 7
T, SLOOP
HL, (ADCDRL)
Page 300
; Before setting AD converter registers, make an appropriate port regis-
; Select AIN3.
; Select conversion time (156/fcgck) and operation mode.
; ADRS = 1 (AD conversion start)
; EOCF = 1 ?
; Read result data
ter setting.(For further details, refer to the section that describes I/O
ports.)
TMP89FM42

Related parts for tmp89fm42