tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 334

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
21.4 Toggle Bit (D6)
21. Flash Memory
RA003
sLOOP1:
; Address conversion process (steps 6 and 12)
sAddConv:
sAddConvEnd:
; Interrupt subroutine
sINTWDT:
sINTSWI:
sRAMprogEnd:
Example: Case in which data is read from 0xF000 in the code area and stored at 0x98 in RAM
Note 1: In using a write instruction in the xxx bus write cycle, make sure that you use a write instruction of
Note 2: If a read of the flash memory (toggle operation) is to be performed after a write instruction is gener-
more than three machine cycles or arrange write instructions in such a way that they are generated at
intervals of three or more machine cycles. If a 16-bit transfer instruction is used or if write instructions
are executed at intervals of two machine cycles, the flash memory command sequence will not be
transmitted properly, and a malfunction may occur.
ated in the xth bus write cycle, instructions must be arranged in such a way that they are generated at
intervals of three or more machine cycles; machine cycles are counted from when the last xth bus
write cycle is generated to when each instruction is generated. Three NOP instructions are normally
used. If the interval between instructions is short, the toggle bit does not operation correctly.
LD
CMP
J
LD
LD
RET
LD
SWAP
AND
SWAP
AND
OR
XOR
SHRC
OR
LD
LD
LD
TEST
J
OR
LD
RET
:
RETN
:
RETN
LD
LD
LD
LD
LD
LD
NOP
A,(IX)
A,(IX)
NZ,sLOOP1
(FLSCR1),0x40
(FLSCR2),0xD5
WA,IX
C
C,0x10
W
W,0x08
C,W
C,0x08
C
C,0xA0
(FLSCR1),C
(FLSCR2),0xD5
WA,IX
C.3
Z,sAddConvEnd
W,0x80
IX,WA
:
:
(FLSCR1),0xA8
(FLSCR2),0xD5
A,(0xF000)
(0x98),A
(FLSCR1),0x40
(FLSCR2),0xD5
Page 320
; (steps 8,14)
; Loop until the read values become the same
; Disable the execution of command sequence (steps 9 and
15)
; Reflect the FLSCR1 setting
; Return to flash memory
; Enable the execution of command sequence. Make the
FAREA setting.
; Reflect the FLSCR1 setting
; Error processing
; Error processing
; Select AREA C1
; Reflect the FLSCR1 setting
; Read data from 0xF000
; Store data at 0x98
; Select AREA D0
; Reflect the FLSCR1 setting
TMP89FM42

Related parts for tmp89fm42