s3c2410a Samsung Semiconductor, Inc., s3c2410a Datasheet - Page 586
s3c2410a
Manufacturer Part Number
s3c2410a
Description
16/32-bit Risc Arm Microprocessor
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.S3C2410A.pdf
(599 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
s3c2410a-20
Manufacturer:
SAMSUNG
Quantity:
15 995
Company:
Part Number:
s3c2410a-20
Manufacturer:
SUNMNG
Quantity:
2 000
Company:
Part Number:
s3c2410a-20-Y080
Manufacturer:
SAMSUNG
Quantity:
2 890
Company:
Part Number:
s3c2410a-20-Y0R0
Manufacturer:
SAMSUNG
Quantity:
523
Part Number:
s3c2410a20-Y080
Manufacturer:
SAMSUNG/三星
Quantity:
20 000
- Current page: 586 of 599
- Download datasheet (3Mb)
CACHES, WRITE BUFFER
ARM920T PROCESSOR
A linefill performs an 8-word burst read from the
and places it as a new entry in the cache, possible replacing
ASB
another line at the same location within the cache. The location which is replaced (called the victim) is chosen from
the entries which are not locked using either a random or round-robin replacement policy. If the cache line being
replaced is marked as dirty, indicating that it has been modified and that main memory has not been updated to
reflect the change, a cache writeback occurs.
Depending on whether one or both halves of the cache line are dirty, the writeback will perform a 4 or 8-word
sequential burst write access on the ASB. The writeback data is placed in the write buffer and then the linefill data is
read from the ASB. The CPU can the continue while the writeback data is written to memory via the ASB.
Load multiple (LDM) instructions accessing NCNB or NCB regions perform sequential bursts on the
. Store
ASB
multiple (STM) instructions accessing NCNB regions also perform sequential bursts on the
.
ASB
The sequential burst will be split into two bursts if it crosses a 1KB boundary. This is because the smallest MMU
protection and mapping size is 1KB, so the memory regions on each size of the 1KB boundary may have different
properties.
This means that no sequential access generated by ARM920T will cross a 1KB boundary, which can be exploited to
simplify memory interface design. For example, a simple page mode DRAM controller could perform a page-mode
access for each sequential access, provided the DRAM page size is 1KB or larger.
See also Cache coherence on page 4-10.
DATA CACHE REPLACEMENT ALGORITHM
The DCache and ICache replacement algorithm is selected by the RR bit in the CP15 Control register (CP15 register
1, bit 14). Random replacement is selected at reset. Setting the RR bit to 1 selects round-robin replacement.
SWAP INSTRUCTIONS
Swap instruction (SWP or SWPB) behavior is dependent on whether the memory region is cacheable or non-
cacheable.
Swap instructions to cacheable regions of memory are useful for implementing semaphores or other synchronization
primitives in multithreaded uniprocessor software systems.
Swap instructions to non-cacheable memory regions are useful for synchronization between two bus masters in a
multi-master bus system. This could be two processors, or a processor and a DMA controller.
When a swap instruction accesses a cacheable region of memory (WT or WB), the DCache and write buffer behavior
will be the same as having a load followed by a store according to the normal rules described. The BLOK pin will not
be asserted during the execution of the instruction. It is guaranteed that no interrupt can occur between the load and
store portions of the swap.
When a swap instruction accesses a non-cacheable (NCB or NCNB) region of memory, the write buffer is drained,
and a single word or byte will be read from the ASB. The write portion of the swap will then be treated as non-
bufferable, regardless of the value of Btt, and the processor stalled until the write is completed on the ASB. The
BLOK pin will be asserted to indicate that the read and write should be treated as an atomic operation on the bus.
Like all other data accesses, a swap to a non-cacheable region which hits in the cache indicates a programming
error.
4-8
Related parts for s3c2410a
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Transistor,mosfet,n-channel,200v V Br Dss,5.9a
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Samsung Power Switch
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Samsung Pm410 Ssd 1.8 Lif 128/64gb
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Low Voltage Audio Power Amp
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Dual Equalizer Amplifier With Alc
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Low Dropout Voltage Regulator
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
1 Chip Codec For Digital Answering Phone
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
10/15 Ch Pll
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Flextm Roaming Decoder Ii
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
128k X 8bit Low Power And Low Voltage Cmos Statinc Ram
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Ballast/backlight Controller/driver,sop,20pin,plastic
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
3 Channel R.g.b Video Amplifier
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Rgb Encoder For Pal/ntsc
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
R/g/b Video Amplifier With Osd Interface For Monitors
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Remote Control Preamplifier
Manufacturer:
Samsung Semiconductor, Inc.
Datasheet: