MCIMX31L FREESCALE [Freescale Semiconductor, Inc], MCIMX31L Datasheet - Page 103

no-image

MCIMX31L

Manufacturer Part Number
MCIMX31L
Description
Multimedia Applications Processors
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LCVKN5C
Manufacturer:
TDK
Quantity:
20 562
Part Number:
MCIMX31LCVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
263
Part Number:
MCIMX31LDVKN5D
Manufacturer:
TI
Quantity:
198
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
101
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
5 016
1
2
3
4
4.3.14
4.3.14.1 Supported Sensors
Table 45
Freescale Semiconductor
IC10
IC11
IC12
IC1
IC2
IC3
IC4
IC5
IC6
IC7
IC8
IC9
A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.
A Fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement of set-up time (ID IC7) of
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max_rise_time
(ID No IC10) + data_setup_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification)
before the I2CLK line is released.
C
ID
b
= total capacitance of one bus line in pF.
I2CLK cycle time
Hold time (repeated) START condition
Set-up time for STOP condition
Data hold time
HIGH Period of I2CLK Clock
LOW Period of the I2CLK Clock
Set-up time for a repeated START condition
Data set-up time
Bus free time between a STOP and START condition
Rise time of both I2DAT and I2CLK signals
Fall time of both I2DAT and I2CLK signals
Capacitive load for each bus line (C
lists the supported camera sensors by vendor and model.
Conexant
Agilant
Toshiba
ICMedia
iMagic
Transchip
IPU—Sensor Interfaces
Vendor
Table 44. I2C Module Timing Parameters—I2C Pin I/O Supply=2.7 V
Parameter
i.MX31/i.MX31L Advance Information, Rev. 1.4
CX11646, CX20490, CX20450
HDCP-2010, ADCS-1021, ADCS-1021
TC90A70
ICM202A, ICM102
IM8801
TC5600, TC5600J, TC5640, TC5700, TC6000
Table 45. Supported Camera Sensors
b
)
Preliminary
Standard Mode
Min
250
Model
4.0
4.0
4.0
4.7
4.7
4.7
10
0
1
3.45
1000
Max
300
400
2
20+0.1C
20+0.1C
100
Min
2.5
0.6
0.6
0.6
1.3
0.6
1.3
0
Fast Mode
1
Electrical Characteristics
3
b
b
4
4
Max
0.9
300
300
400
2
Unit
pF
µs
µs
µs
µs
µs
µs
µs
ns
µs
ns
ns
103

Related parts for MCIMX31L