MCIMX31L FREESCALE [Freescale Semiconductor, Inc], MCIMX31L Datasheet - Page 27

no-image

MCIMX31L

Manufacturer Part Number
MCIMX31L
Description
Multimedia Applications Processors
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LCVKN5C
Manufacturer:
TDK
Quantity:
20 562
Part Number:
MCIMX31LCVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
263
Part Number:
MCIMX31LDVKN5D
Manufacturer:
TI
Quantity:
198
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
101
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
5 016
Freescale Semiconductor
Pin Name Group
SDCKE0
SDCKE1
SDCLK
SDWE
DQM0
DQM1
DQM2
DQM3
BCLK
SD23
SD24
SD25
SD26
SD27
SD28
SD29
SD30
SD31
CS0
CS1
CS2
CS3
CS4
CS5
ECB
RAS
CAS
EB0
EB1
LBA
RW
OE
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
EMI
read/write signal or WE for
SDRAM clock DDR clock
SDRAM column address
LSB Byte strobe WEIM
LSB Byte strobe WEIM
Memory Output enable
used by Flash for burst
SDRAM clock enable0
SDRAM clock enable1
DDR/SDRAM Data 23
DDR/SDRAM Data 24
DDR/SDRAM Data 25
DDR/SDRAM Data 26
DDR/SDRAM Data 27
DDR/SDRAM Data 28
DDR/SDRAM Data 29
DDR/SDRAM Data 30
DDR/SDRAM Data 31
Chip select 2/ SDRAM
Sync Flash chip select
Chip select 3/ SDRAM
Sync Flash chip select
Byte strobe DDR data
Byte strobe DDR data
Byte strobe DDR data
Byte strobe DDR data
data enable; Controls
SDRAM row address
SDRAM write enable
data enable Controls
Load Base Address
End Current Burst
Description
external DRAM
Chip select 0
Chip select 1
Chip select 4
Chip select 5
D[15:8]
enable
enable
enable
enable
D[7:0]
select
select
mode
pad
Table 4. Functional Multiplexing (continued)
i.MX31/i.MX31L Advance Information, Rev. 1.4
Hardware
Mode 1
Mode
HW
2
Preliminary
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sw_mux_ctl_
sdcke0[6:0]
sdcke1[6:0]
dqm0[6:0]
dqm1[6:0]
dqm2[6:0]
dqm3[6:0]
sdwe[6:0]
sdclk[6:0]
bclk[6:0]
MUX_
eb0[6:0]
eb1[6:0]
cs0[6:0]
cs1[6:0]
cs2[6:0]
cs3[6:0]
cs4[6:0]
cs5[6:0]
cas[6:0]
ras[6:0]
lba[6:0]
oe[6:0]
rw[6:0]
SW_
EN
Mode
Alt
1
Mode
Alt
2
Mode
Alt
3
Mode
Alt
4
Mode
Signal Descriptions
Alt
5
Mode
Alt
6
GPIO
27

Related parts for MCIMX31L