MCIMX31L FREESCALE [Freescale Semiconductor, Inc], MCIMX31L Datasheet - Page 88

no-image

MCIMX31L

Manufacturer Part Number
MCIMX31L
Description
Multimedia Applications Processors
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LCVKN5C
Manufacturer:
TDK
Quantity:
20 562
Part Number:
MCIMX31LCVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
263
Part Number:
MCIMX31LDVKN5D
Manufacturer:
TI
Quantity:
198
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
101
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
5 016
Electrical Characteristics
4.3.9.2
All WEIM output control signals may be asserted and deasserted by internal clock related to BCLK rising
edge or falling edge according to corresponding assertion/negation control fields. Address always begins
related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according
to control register configuration. Output data begins related to BCLK rising edge except in muxed mode
where both rising and falling edge may be used according to control register configuration. Input data,
ECB and DTACK all captured according to BCLK rising edge time.
WEIM module, and
88
Wireless External Interface Module (WEIM)
Table 32. NFC Target Timing Parameters—One Flash Clock Cycle (continued)
High is defined as 80% of signal value and low is defined as 20% of signal
value.
Timing for HCLK is 133 MHz and internal LCLK (flash clock) is 33.25 MHz
(30 ns). All timings are listed according to this LCLK frequency.
ECB and DTACK signals mentioned in this section can be connected to one
input pad—ECB, although the WEIM design has those two signals as
individual inputs. In this case, this PAD will be connected to the 2 WEIM
inputs.
Table 33
NF10_one
NF11_one
NF12_one
NF13_one
NF14_one
NF15_one
NF16_one
NF17_one
NF6_one
NF7_one
NF8_one
NF9_one
ID
lists the timing parameters.
i.MX31/i.MX31L Advance Information, Rev. 1.4
NFALE Setup Time
NFALE Hold Time
Data Setup Time
Data Hold Time
Write Cycle Time
NFWE Hold Time
Ready to NFRE Low
NFRE Pulse Width
READ Cycle Time
NFRE High Hold Time
Data Setup on READ
Data Hold on READ
Parameter
NOTE
Preliminary
NOTE
NOTE
Symbol
tDHR
tREH
tDSR
tALS
tALH
tWC
tWH
tDS
tDH
tRR
tRP
tRC
Min
180
30
30
15
15
30
15
15
30
15
12
5
Figure 29
Max
depicts the timing of the
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Freescale Semiconductor

Related parts for MCIMX31L