MCIMX31L FREESCALE [Freescale Semiconductor, Inc], MCIMX31L Datasheet - Page 65

no-image

MCIMX31L

Manufacturer Part Number
MCIMX31L
Description
Multimedia Applications Processors
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31LCVKN5C
Manufacturer:
TDK
Quantity:
20 562
Part Number:
MCIMX31LCVKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVKN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31LCVMN4D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
263
Part Number:
MCIMX31LDVKN5D
Manufacturer:
TI
Quantity:
198
Part Number:
MCIMX31LDVKN5D
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
101
Company:
Part Number:
MCIMX31LDVKN5D
Quantity:
5 016
4.2
Any i.MX31/i.MX31L board design must comply with the power-up sequence guideline, as described in
this section, to guarantee proper power-up of the device. Any deviation from this sequence may result in
any or all of the following situations:
The Power On Reset (POR) pin must be kept asserted (low) throughout the power up sequence. Power up
logic must guarantee that all power sources must be on prior to the release (de-assertion) of POR.
depicts the power supply power up sequence. (Power management logic should guarantee 90% supply
before transitional to the next state.) The sequence is as follows:
Freescale Semiconductor
1
2
WAIT (all clocks
QVCC supply.
QVCC1 supply.
Deep Sleep
gated off)
1. Quiet supplies—QVCC, QVCC1, QVCC4 (peripherals, ARM, L2 cache)
2. NVCC1 and IOQVDD—for assuring reset signals are propagating into core
Mode
Cause excessive current.
Prevent the device from booting.
Cause irreversible damage to the i.MX31/i.MX31L (worst-case scenario).
Supply Power-Up Requirements and Restrictions
• All Vdds = 1.2 V (QVCC=QVCC1=QVCC4 = 1.2 V)
• ARM in wait for interrupt mode
• MAX is active
• L2 cache is stopped but powered
• MCU PLL is on (532 MHz)
• USB PLL and SPLL are off
• FPM is on
• CKIH input is off
• CAMP is off
• 32 kHz Input on
• All the modules are off (by programming CGR[2:0]
• RNGA oscillator is off
• No external resistive loads
• T
• Core VDD (QVCC) = 0.95 V
• ARM (QVCC1) & L2 caches (QVCC4) are power gate
• All PLLs are off
• FPM is off
• 32 kHz Input on
• CKIH input is off
• CAMP is off
• TCK input is off
• All the modules are off
• No external resistive loads
• RNGA oscillator is off
• T
registers)
A
A
= 25ºC
= 25ºC
Table 13. Power Consumption (Typical Values) (continued)
i.MX31/i.MX31L Advance Information, Rev. 1.4
Conditions
Preliminary
Peripheral
Current
200 µA
7 mA
1
Current
ARM
3 mA
0 µA
2
Electrical Characteristics
3 mA for
Current
40 µA
each
PLL
PLL
Total Power
15.0 mW
0.22 mW
Figure 2
65

Related parts for MCIMX31L