AM8530H AMD [Advanced Micro Devices], AM8530H Datasheet - Page 78
AM8530H
Manufacturer Part Number
AM8530H
Description
Serial Communications Controller
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM8530H.pdf
(194 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM8530H--8PC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM8530H-4DC
Manufacturer:
FC
Quantity:
13
Company:
Part Number:
AM8530H-4JC
Manufacturer:
AMD
Quantity:
5 510
Company:
Part Number:
AM8530H-4JC
Manufacturer:
MOT
Quantity:
5 510
Part Number:
AM8530H-4PC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM8530H-6JC
Manufacturer:
AMD
Quantity:
5 510
Company:
Part Number:
AM8530H-6JC
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
AM8530H-6JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM8530H-6PC
Manufacturer:
AMD
Quantity:
20 000
AMD
4.7.3
Once character assembly begins characters are assembled according to the number of
bits per character specified until an end of frame flag is detected. When this condition is
detected, the receiver transfers the contents of the Receive Shift Register into the Re-
ceive Data FIFO regardless of the number of bits assembled, and the Residue Code, the
CRC Error bit, and EOF Status bit are latched in the Receive Error FIFO.
If either the Rx Interrupt on Special Condition Only or Rx Interrupt on First Character or
Special Condition mode is selected, an interrupt will be generated when the EOF Status
bit reaches the top of the Error FIFO, but only after its associated character is read from
the Receive Data FIFO. When the character is read the FIFO will be locked, that is, the
EOF Status bit remains set for all subsequent characters received until reset by the Error
Reset Command. The processor may then read RR1 to determine the CRC status and
Residue Code of the frame and issue an Error Reset command in WR0 to unlock the Re-
ceive Data FIFO.
4–26
Residue
Residue
Residue
Residue
Code
0 1 2
0 1 0
Code
Code
0 1 2
0 1 1
Code
0 1 2
0 0 0
0 1 2
0 0 1
C 8
C 6
C 8
C 4
C
C 2
C
C 0
D
D
D
D
D
D
D
8
8
End of Frame (EOF)
C 9
C 7
C 9
C 5
C
C 3
C
C 1
D
D
D
D
D
D
D
9
9
C 10 C 11 C 12 C 13 C 14 C 15
(Two Residue Bits)
C 8
C 10 C 11 C 12 C 13 C 14 C 15
(4 Residue Bits)
C 6
C
C 4
C
C 2
C 0
D
D
D
D
(6 Residue Bits)
D
D
10
10
(No Residue)
C 9
C 7
C
C 5
C
C 3
C 1
D
D
D
D
D
D
11
11
Figure 4–18. Eight Bits/Character
C 10 C 11 C 12 C 13
C 8
C
C 6
C
C 4
C 2
C 0
D
D
D
D
D
12
12
C 9
C
C 7
C
C 5
C 3
C 1
D
D
D
D
D
13
13
Data Communication Modes Functional Description
C 10 C 11
C
C 8
C
C 6
C 4
C 2
C 0
D
D
D
D
14
14
C
C 9
C
C 7
C 5
C 3
C 1
D
D
D
D
15
15
Residue
Residue
Residue
Residue
Code
0 1 2
1 1 0
Code
Code
Code
0 1 2
1 1 1
0 1 2
1 0 0
0 1 2
1 0 1
C 7
C 8
C 5
C 8
C 3
C
C 1
C
D
D
D
D
D
D
D
D
8
8
C 8
C 9
C 4
C
C 2
C 6
C 9
C
C 0
D
D
D
D
D
9
D
D
9
C 9
C 10 C 11 C 12 C 13 C 14 C 15
C 5
C
C 7
C 10 C 11 C 12 C 13 C 14 C 15
C 3
C
C 1
D
D
D
D
D
10
D
D
10
(One Residue Bit)
(7 Residue Bits)
(3 Residue Bits)
(5 Residue Bits)
C 10 C 11 C 12 C 13 C 14
C 6
C
C 8
C 4
C
C 2
C 0
D
D
D
D
11
D
D
11
C 9
C 7
C
C 5
C
C 3
C 1
D
D
D
D
D
D
12
12
C 10 C 11 C 12
C 8
C
C 6
C
C 4
C 2
C 0
D
D
D
D
D
13
13
10216A-018A
C 9
C
C 7
C
C 5
C 3
C 1
D
D
D
14
D
D
14
C 10
C
C 8
C
C 6
C 4
C 2
C 0
D
D
D
15
D
15