ATEVK1105 Atmel, ATEVK1105 Datasheet - Page 72

KIT EVAL FOR AT32UC3A0

ATEVK1105

Manufacturer Part Number
ATEVK1105
Description
KIT EVAL FOR AT32UC3A0
Manufacturer
Atmel
Series
AVR®32r
Type
MCUr
Datasheets

Specifications of ATEVK1105

Contents
Evaluation Board, Software and Documentation
Processor To Be Evaluated
AT32UC3A0512
Processor Series
AVR
Data Bus Width
32 bit
Interface Type
USART, TWI, USB, SPI, Ethernet
Operating Supply Voltage
3.3 V
Silicon Manufacturer
Atmel
Core Architecture
AVR
Core Sub-architecture
AVR UC3
Silicon Core Number
AT32UC3A0512
Silicon Family Name
AVR
Kit Contents
Board CD Docs
Rohs Compliant
Yes
For Use With/related Products
AT32UC3A0
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
13.6.4
Name:
Access Type:
32058J–AVR32–04/11
RESERVED: Reserved bitfields
PLLCOUNT: PLL Count
PLLMUL: PLL Multiply Factor
PLLDIV: PLL Division Factor
PLLOPT: PLL Option
31
23
15
7
-
Reserved for internal use. Always write to 0.
Specifies the number of slow clock cycles before ISR:LOCKn will be set after PLLn has been written, or after PLLn has been
automatically re-enabled after exiting a sleep mode.
These bitfields determine the ratio of the PLL output frequency (voltage controlled oscillator frequency f
oscillator frequency:
If PLLOPT[1] field is set to 0:
f
If PLLOPT[1] field is set to 1:
f
Note that the MUL field cannot be equal to 0 or 1, or the behavior of the PLL will be undefined.
Select the operating range for the PLL.
PLLOPT[0]: Select the VCO frequency range.
PLLOPT[1]: Enable the extra output divider.
PLLOPT[2]: Disable the Wide-Bandwidth mode (Wide-Bandwidth mode allows a faster startup time and out-of-lock time).
f
f
PLL
PLL
VCO
VCO
RESERVED
PLL Control
= f
= f
= (PLLMUL+1)/(PLLDIV) • f
= 2*(PLLMUL+1) • f
VCO.
VCO
/ 2
.
30
22
14
6
-
PLL0,1
Read/Write
RESERVED
RESERVED
OSC
if PLLDIV = 0.
29
21
13
5
-
OSC
if PLLDIV > 0.
28
20
12
4
PLLOPT
27
19
11
3
PLLCOUNT
26
18
10
2
PLLMUL
PLLDIV
PLLOSC
25
17
9
1
VCO
AT32UC3A
) to the source
PLLEN
24
16
8
0
72

Related parts for ATEVK1105