R0K572115S000BE Renesas Electronics America, R0K572115S000BE Datasheet - Page 528

• Manufacturer Part Number: R0K572115S000BE
• Description: KIT STARTER FOR SH7211
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: Microcontrollerr

Specifications of R0K572115S000BE

• Contents: CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
• For Use With/related Products: SH7211
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

• Example of Procedure for Suppressing MTU2–MTU2S Synchronous Counter Clearing
• Examples of Suppression of MTU2–MTU2S Synchronous Counter Clearing
Rev. 3.00 Mar. 04, 2009 Page 502 of 1168
REJ09B0344-0300
Figure 10.63 Example of Procedure for Suppressing MTU2–MTU2S Synchronous Counter
An example of the procedure for suppressing MTU2–MTU2S synchronous counter clearing is
shown in figure 10.63.
Figures 10.64 to 10.67 show examples of operation in which the MTU2S operates in
complementary PWM mode and MTU2–MTU2S synchronous counter clearing is suppressed
by setting the SCC bit in TWCR in the MTU2S to 1. In the examples shown in figures 10.64 to
10.67, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure
10.56, respectively.
In these examples, the WRE bit in TWCR of the MTU2S is set to 1.
Stop count operation (MTU2 and MTU2S)
Start count operation (MTU2 and MTU2S)
• Set the following.
• Complementary PWM mode (MTU2S)
• Compare match/input capture
• Bit WRE in TWCR (MTU2S)
synchronous counter clearing suppress
operation (MTU2)
MTU2-MTU2S synchronous counter
synchronous counter clearing and
Set bit SCC in TWCR (MTU2S)
Output waveform control at
clearing suppress
[1]
[2]
[3]
[4]
[1] Clear bits CST of the timer start register (TSTR) in the MTU2S
[2] Set the complementary PWM mode in the MTU2S and
[3] Set bits CST3 and CST4 of TSTR in the MTU2S to 1 to start
[4] Read TWCR and then set bit SCC in TWCR to 1 to suppress
Note: * The SCC bit value can be modified during counter
Clearing
to 0, and halt count operation. Clear bits CST of TSTR in the
MTU2 to 0, and halt count operation.
compare match/input capture operation in the MTU2. When bit
WRE in TWCR should be set, make appropriate setting here.
count operation. For MTU2-MTU2S synchronous counter
clearing, set bits CST of TSTR in the MTU2 to 1 to start count
operation in any one of TCNT_0 to TCNT_2.
MTU2-MTU2S synchronous counter clearing*. Here, do not
modify the CCE and WRE bit values in TWCR of the MTU2S.
MTU2-MTU2S synchronous counter clearing is suppressed in
the intervals shown in figure 10.62.
operation. However, if a synchronous clearing occurs
when bit SCC is modified from 0 to 1, the synchronous
clearing may not be suppressed. If a synchronous
clearing occurs when bit SCC is modified from 1 to 0, the
synchronous clearing may be suppressed.