R0K572115S000BE Renesas Electronics America, R0K572115S000BE Datasheet - Page 789

no-image

R0K572115S000BE

Manufacturer Part Number
R0K572115S000BE
Description
KIT STARTER FOR SH7211
Manufacturer
Renesas Electronics America
Series
Renesas Starter Kits (RSK)r
Type
Microcontrollerr
Datasheets

Specifications of R0K572115S000BE

Contents
CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
For Use With/related Products
SH7211
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
16.5
There are six interrupt requests in this module; transmit data empty, transmit end, receive data full,
NACK detection, STOP recognition, and arbitration lost/overrun error. Table 16.4 shows the
contents of each interrupt request.
Table 16.4 Interrupt Requests
When the interrupt condition described in table 16.4 is 1, the CPU executes an interrupt exception
handling. Note that a TXI or RXI interrupt can activate the DMAC if the setting for DMAC
activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt
sources should be cleared in the exception handling. The TDRE and TEND bits are automatically
cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by
reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written
to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may
be transmitted.
Interrupt Request
Transmit data Empty
Transmit end
Receive data full
STOP recognition
NACK detection
Arbitration lost/
overrun error
Interrupt Requests
Abbreviation
TXI
TEI
RXI
STPI
NAKI
Interrupt Condition
(TDRE = 1) • (TIE = 1)
(TEND = 1) • (TEIE = 1)
(RDRF = 1) • (RIE = 1)
(STOP = 1) • (STIE = 1)
{(NACKF = 1) + (AL = 1)} •
(NAKIE = 1)
Rev. 3.00 Mar. 04, 2009 Page 763 of 1168
Section 16 I
I
Format
2
C Bus
Clocked Synchronous
Serial Format
2
C Bus Interface 3 (IIC3)
REJ09B0344-0300

Related parts for R0K572115S000BE