HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 528

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
2
14. I
C Bus Interface (IIC) Option
When the DTC is used, the IRIC flag is cleared automatically and transfer can be performed
2
continuously without CPU intervention. When the interface is in the I
C bus format and an
interrupt is generated so that IRIC becomes 1, other flags must be checked to locate the cause of
the IRIC bit becoming 1. Each possible cause has a corresponding flag. Precautions must be taken
when the data transfer has been completed.
When the ICDRE or ICDRF flag is set, the IRTR flag may be set, but in some cases it will not be.
2
In the I
C bus format in the slave mode, the IRTR flag, which is the DTC-activation request flag,
is not set during the period between the completion of data transfer after a slave-address (SVA)
match or a general call address match and the detection of the stop condition or transmission of the
next start condition. Even when the IRIC or IRTR flag has been set, the ICDRE or ICDRF flag
may not be set in some cases. When a continuous transfer is performed using the DTC, the IRIC or
IRTR flag is not cleared when the specified number of transfers is completed. On the other hand,
since the specified number of read/write operations has been completed, the ICDRE or the ICDRF
flag will already have been cleared.
The relationship between the flags and the various states of transfer is shown in table 14.4 and
table 14.5.
Rev.4.00 Mar. 27, 2008 Page 482 of 882
REJ09B0108-0400

Related parts for HD64F7144F50V