HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 923

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
Item
24.3.1 Sleep Mode
Transition to Sleep Mode
Clearing Sleep Mode
• Clearing by the interrupt
• Clearing by the
24.4.5 DMAC, DTC, or
AUD Operation in Sleep
Mode
26.2 DC Characteristics
Table 26.2 DC
Characteristics
26.4 A/D Converter
Characteristics
Table 26.17 A/D
Converter Characteristics
26.5 Flash Memory
Characteristics
Table 26.18 Flash
Memory Characteristics
Appendix E Package
Dimensions
Figure E.1 FP-112B
Figure E.2 FP-144F
(masked version and
ROM less version)
DMAC/DTC address
error (masked version
and ROM less version)
Page Revision (See Manual for Details)
727
731
768
795
796,
797
870
871
DTC, or AUD.
Description deleted
Description amended
DTC, or AUD.
Table amended
Table amended
Table replaced
Figure replaced
Item
Schmitt trigger
input voltage
Item
Non-linear error (reference value)
Offset error (reference value)
Full-scale error (reference value)
In sleep mode, data should not be accessed by the DMAC,
In sleep mode, data should not be accessed by the DMAC,
IRQ7 to IRQ0,
POE3 to POE0,
TCLKA to TCLKD,
TIOC0A to TIOC0D,
TIOC1A, TIOC1B,
TIOC2A, TIOC2B,
TIOC3A to TIOC3D,
TIOC4A to TIOC4D,
SCK3 to SCK0,
RXD3 to RXD0
Rev.4.00 Mar. 27, 2008 Page 877 of 882
Symbol
V
(V
V
(V
V
T+
T–
T+
IH
IL
–V
)
)
T–
Min.
V
0.2
Min.
CC
−0.5
Main Revisions for this Edition
Typ.
Typ.
Max.
0.5
Max.
±3.0*
±3.0*
±3.0*
REJ09B0108-0400
3
3
3
*
*
*
4
4
4
*
*
*
Unit
V
V
V
5
5
5
/±5.0*
/±5.0*
/±5.0*
Measurement
Conditions
6
6
6
Unit
LSB
LSB
LSB

Related parts for HD64F7144F50V