M306N4FGGP#U3 Renesas Electronics America, M306N4FGGP#U3 Datasheet - Page 99

• Manufacturer Part Number: M306N4FGGP#U3
• Description: IC M16C/6N4 MCU FLASH 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/6Nr

Specifications of M306N4FGGP#U3

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 24MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 10K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Package: 100LQFP
• Family Name: M16C
• Maximum Speed: 24 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 16|32 Bit
• Number Of Programmable I/os: 87
• Interface Type: I2C/UART
• On-chip Adc: 26-chx10-bit
• On-chip Dac: 2-chx8-bit
• Number Of Timers: 11
• For Use With: R0K3306NKS001BE - KIT DEV RSK RSK-M16C/6NKR0K3306NKS000BE - KIT DEV RSK RSK-M16C/6NK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M16C/6N Group (M16C/6N4)
Rev.2.40
REJ09B0009-0240
10. Interrupts
10.1 Type of Interrupts
Figure 10.1 Types of Interrupts
Figure 10.1 shows the Types of Interrupts.
• Maskable interrupt:
• Non-maskable interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
Interrupt
NOTES:
1. The peripheral functions in the MCU are used to generate the peripheral interrupt.
2. Do not normally use this interrupt because it is provided exclusively for use by development
Apr 14, 2006
tools.
Software
(Non-maskable interrupt)
Hardware
page 75 of 376
An interrupt which can be enabled (disabled) by the interrupt enable flag
(I flag) or whose interrupt priority can be changed by priority level.
(I flag) or whose interrupt priority cannot be changed by priority level.
Special
(Non-maskable interrupt)
Peripheral function
(Maskable interrupt)
(1)
_______
________
Undefined instruction (UND instruction)
Overflow (INTO instruction)
BRK instruction
INT instruction
NMI
DBC
Oscillation stop and re-oscillation detection
Watchdog timer
Single step
Address match
(2)
(2)
10. Interrupts