LPC2460FET208,551 NXP Semiconductors, LPC2460FET208,551 Datasheet - Page 782
![IC ARM7 MCU ROMLESS 208TFBGA](/photos/12/32/123248/mfg_lpc24xx_sml.jpg)
LPC2460FET208,551
Manufacturer Part Number
LPC2460FET208,551
Description
IC ARM7 MCU ROMLESS 208TFBGA
Manufacturer
NXP Semiconductors
Series
LPC2400r
Specifications of LPC2460FET208,551
Program Memory Type
ROMless
Package / Case
208-TFBGA
Core Processor
ARM7
Core Size
16/32-Bit
Speed
72MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
160
Ram Size
96K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
LPC24
Core
ARM7TDMI-S
Data Bus Width
16 bit, 32 bit
Data Ram Size
98 KB
Interface Type
CAN/I2C/I2S/SPI/SSP/UART/USB
Maximum Clock Frequency
72 MHz
Number Of Programmable I/os
160
Number Of Timers
4
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, MCB2460, MCB2460U
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
On-chip Dac
1-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
MCB2400U - BOARD EVAL MCB2400 + ULINK2MCB2400 - BOARD EVAL FOR NXP LPC246X SER
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-4260
935283232551
LPC2460FET208-S
935283232551
LPC2460FET208-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2460FET208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
- Current page: 782 of 792
- Download datasheet (5Mb)
NXP Semiconductors
11
11.1
11.2
11.3
11.4
11.5
11.6
11.7
11.8
11.9
11.10
11.11
11.12
11.13
11.14
12
13
13.1
13.2
13.3
14
14.1
14.2
14.3
14.4
14.4.1
14.4.2
Chapter 14: LPC24XX USB Host controller
1
2
2.1
2.2
3
Chapter 15: LPC24XX USB OTG controller
1
2
UM10237_4
User manual
Serial interface engine command
description . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
USB device controller initialization . . . . . . . 372
Slave mode operation . . . . . . . . . . . . . . . . . . 373
DMA operation . . . . . . . . . . . . . . . . . . . . . . . . 374
Basic configuration . . . . . . . . . . . . . . . . . . . . 389
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . 389
Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . 390
Basic configuration . . . . . . . . . . . . . . . . . . . . 394
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Slave mode. . . . . . . . . . . . . . . . . . . . . . . . . . .360
DMA mode . . . . . . . . . . . . . . . . . . . . . . . . . . .361
Set Address (Command: 0xD0, Data:
write 1 byte) . . . . . . . . . . . . . . . . . . . . . . . . . 364
Configure Device (Command: 0xD8, Data: write 1
byte) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 364
Set Mode (Command: 0xF3, Data:
write 1 byte) . . . . . . . . . . . . . . . . . . . . . . . . . 365
Read Current Frame Number (Command: 0xF5,
Data: read 1 or 2 bytes) . . . . . . . . . . . . . . . . 366
Read Test Register (Command: 0xFD, Data: read
2 bytes) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
Set Device Status (Command: 0xFE, Data: write 1
byte) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
Get Device Status (Command: 0xFE, Data: read 1
byte) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367
Get Error Code (Command: 0xFF, Data: read 1
byte) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367
Read Error Status (Command: 0xFB, Data: read 1
byte) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 368
Select Endpoint (Command: 0x00 - 0x1F, Data:
read 1 byte (optional)) . . . . . . . . . . . . . . . . . 369
Select Endpoint/Clear Interrupt (Command:
0x40 - 0x5F, Data: read 1 byte) . . . . . . . . . . 370
Set Endpoint Status (Command: 0x40 - 0x55,
Data: write 1 byte (optional)). . . . . . . . . . . . . 370
Clear Buffer (Command: 0xF2, Data: read 1 byte
(optional)) . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
Validate Buffer (Command: 0xFA, Data:
none) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
Interrupt generation . . . . . . . . . . . . . . . . . . . 373
Data transfer for OUT endpoints. . . . . . . . . . 373
Data transfer for IN endpoints. . . . . . . . . . . . 374
Transfer terminology. . . . . . . . . . . . . . . . . . . 374
USB device communication area . . . . . . . . . 375
Triggering the DMA engine. . . . . . . . . . . . . . 375
The DMA descriptor . . . . . . . . . . . . . . . . . . . 376
Next_DD_pointer . . . . . . . . . . . . . . . . . . . . . 377
DMA_mode. . . . . . . . . . . . . . . . . . . . . . . . . . 377
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . 389
Architecture . . . . . . . . . . . . . . . . . . . . . . . . . 390
Rev. 04 — 26 August 2009
14.4.3
14.4.4
14.4.5
14.4.6
14.4.7
14.4.8
14.4.9
14.4.10
14.4.11
14.4.12
14.4.13
14.4.14
14.4.15
14.5
14.5.1
14.5.2
14.5.3
14.5.4
14.5.5
14.5.6
14.6
14.6.1
14.6.2
14.6.3
14.6.4
14.6.5
14.7
14.7.1
14.7.2
14.7.3
14.7.4
15
15.1
15.2
3.1
3.1.1
3.2
3.2.1
3.2.2
3
4
Chapter 36: LPC24XX Supplementary information
Double buffered endpoint operation . . . . . . 386
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Next_DD_valid . . . . . . . . . . . . . . . . . . . . . . . 377
Isochronous_endpoint . . . . . . . . . . . . . . . . . 377
Max_packet_size . . . . . . . . . . . . . . . . . . . . . 377
DMA_buffer_length . . . . . . . . . . . . . . . . . . . 378
DMA_buffer_start_addr . . . . . . . . . . . . . . . . 378
DD_retired . . . . . . . . . . . . . . . . . . . . . . . . . . 378
DD_status . . . . . . . . . . . . . . . . . . . . . . . . . . 378
Packet_valid. . . . . . . . . . . . . . . . . . . . . . . . . 378
LS_byte_extracted . . . . . . . . . . . . . . . . . . . . 379
MS_byte_extracted . . . . . . . . . . . . . . . . . . . 379
Present_DMA_count . . . . . . . . . . . . . . . . . . 379
Message_length_position . . . . . . . . . . . . . . 379
Isochronous_packetsize_memory_address. 379
Non-isochronous endpoint operation . . . . . . 379
Setting up DMA transfers. . . . . . . . . . . . . . . 379
Finding DMA Descriptor. . . . . . . . . . . . . . . . 379
Transferring the data . . . . . . . . . . . . . . . . . . 380
Optimizing descriptor fetch . . . . . . . . . . . . . 380
Ending the packet transfer . . . . . . . . . . . . . . 380
No_Packet DD . . . . . . . . . . . . . . . . . . . . . . . 381
Isochronous endpoint operation. . . . . . . . . . 381
Setting up DMA transfers. . . . . . . . . . . . . . . 381
Finding the DMA Descriptor. . . . . . . . . . . . . 381
Transferring the Data . . . . . . . . . . . . . . . . . . 381
OUT endpoints. . . . . . . . . . . . . . . . . . . . . . . . 382
IN endpoints. . . . . . . . . . . . . . . . . . . . . . . . . . 382
DMA descriptor completion . . . . . . . . . . . . . 382
Isochronous OUT Endpoint Operation
Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . 382
Auto Length Transfer Extraction (ATLE) mode
operation . . . . . . . . . . . . . . . . . . . . . . . . . . . 383
OUT transfers in ATLE mode. . . . . . . . . . . . . 383
IN transfers in ATLE mode. . . . . . . . . . . . . . . 385
Setting up the DMA transfer. . . . . . . . . . . . . 385
Finding the DMA Descriptor. . . . . . . . . . . . . 385
Transferring the Data . . . . . . . . . . . . . . . . . . 385
OUT endpoints. . . . . . . . . . . . . . . . . . . . . . . . 385
IN endpoints. . . . . . . . . . . . . . . . . . . . . . . . . . 385
Ending the packet transfer . . . . . . . . . . . . . . 386
OUT endpoints. . . . . . . . . . . . . . . . . . . . . . . . 386
IN endpoints. . . . . . . . . . . . . . . . . . . . . . . . . . 386
Bulk endpoints . . . . . . . . . . . . . . . . . . . . . . . 386
Isochronous endpoints . . . . . . . . . . . . . . . . . 388
Pin description . . . . . . . . . . . . . . . . . . . . . . . 390
USB host usage note . . . . . . . . . . . . . . . . . . 391
Software interface . . . . . . . . . . . . . . . . . . . . 391
Register map . . . . . . . . . . . . . . . . . . . . . . . . 391
USB Host Register Definitions . . . . . . . . . . . 393
UM10237
© NXP B.V. 2009. All rights reserved.
782 of 792
Related parts for LPC2460FET208,551
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LPC2460](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
Flashless 16-bit/32-bit Micro; Ethernet, Can, Isp/iap, Usb 2.0 Device/host/otg, External Memory Interface
Manufacturer:
NXP Semiconductors
Datasheet:
![MCB2460](/photos/15/93/159348/landingpagekeil2400_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools EVAL BOARD FOR NXP LPC246x
Manufacturer:
Keil Tools
![LPC2420_60](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2458](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2468](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2470](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2478](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G30](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G37](/photos/41/52/415289/sot187-2_3d_tmb.gif)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-S3](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
![LH75401_LH75411_N](/photos/41/52/415297/sot486-1_3d_tmb.gif)
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3130_3131](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3141FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3143FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3152FET208](/photos/41/53/415307/sot930-1_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors