UPD70F3765GF-GAT-AX Renesas Electronics America, UPD70F3765GF-GAT-AX Datasheet - Page 624

• Manufacturer Part Number: UPD70F3765GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3765GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
INTTAB1CC0
INTTAB1OV
CCR0 buffer
CCR1 buffer
The transfer timing is generated when the valley interrupt occurs, the cycle of counting up becomes same as
cycle of counting down, and a symmetrical triangular wave is output.
Remarks 1. This is an example of the operation when the TAB1OPT1.TAB1ICE bit = 0, TAB1OPT1.TAB1IOE
TAB1CCR0
TAB1CCR1
TOAB1T1
pin output
Transfer
register
register
counter
register
register
signal
signal
timing
16-bit
2.
L
0000H
0000H
bit = 1, and TAB1OPT1.TAB1ID4 to TAB1OPT1.TAB1ID0 bits = 00001.
: Culled interrupt
Figure 11-33. Rewriting TAB1CCR0 Register (When Valley Interrupt Is Set)
M
i
i
M + 1
M
i
i
i
CHAPTER 11 MOTOR CONTROL FUNCTION
N
k
M + 1
i
k
N
N + 1
k
k
Page 624 of 1509