UPD70F3765GF-GAT-AX Renesas Electronics America, UPD70F3765GF-GAT-AX Datasheet - Page 749

• Manufacturer Part Number: UPD70F3765GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3765GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
17.6.8 Reception errors
result error flags are set in the UCnSTR register and a reception completion interrupt request signal (INTUCnR) is output
when an error occurs.
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception
It is possible to ascertain which error occurred during reception by reading the contents of the UCnSTR register.
Clear the reception error flag by writing 0 to it after reading it.
Caution When an INTUCnR signal is generated, the UCnSTR register must be read to check for errors.
Figure 17-16. Receive Data Read Flow
CHAPTER 17 ASYNCHRONOUS SERIAL INTERFACE C (UARTC)
Read UCnSTR register
Read UCnRX register
INTUCnR signal
Error processing
Error occurs?
generated?
START
END
Yes
Yes
No
No
Page 749 of 1509