EVB9S12XEP100 Freescale Semiconductor, EVB9S12XEP100 Datasheet - Page 641

• Manufacturer Part Number: EVB9S12XEP100
• Description: BOARD EVAL FOR MC9S12XEP100
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of EVB9S12XEP100

• Contents: Module and Misc Hardware
• Processor To Be Evaluated: MC9S12XEP100
• Data Bus Width: 16 bit
• Interface Type: RS-232
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12XE
• Rohs Compliant: Yes
• For Use With/related Products: MC9S12XEP100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

In cases of more than one buffer having the same lowest priority, the message buffer with the lower index
number wins.
1. Read: Anytime when TXEx flag is set (see
16.3.3.5
If the TIME bit is enabled, the MSCAN will write a time stamp to the respective registers in the active
transmit or receive buffer right after the EOF of a valid message on the CAN bus (see
“MSCAN Control Register 0
stamp after the respective transmit buffer has been flagged empty.
The timer value, which is used for stamping, is taken from a free running internal CAN bit clock. A timer
overrun is not indicated by the MSCAN. The timer is reset (all bits set to 0) during initialization mode. The
CPU can only read the time stamp registers.
1. Read: Anytime when TXEx flag is set (see
Freescale Semiconductor
Module Base + 0x00XD
Module Base + 0x00XE
corresponding transmit buffer is selected in CANTBSEL (see
(CANTBSEL)”)
Write: Anytime when TXEx flag is set (see
corresponding transmit buffer is selected in CANTBSEL (see
(CANTBSEL)”)
corresponding transmit buffer is selected in CANTBSEL (see
(CANTBSEL)”)
Write: Unimplemented
•
Reset:
Reset:
The transmission buffer with the lowest local priority field wins the prioritization.
W
W
R
R
Time Stamp Register (TSRH–TSRL)
TSR15
PRIO7
0
7
7
x
Figure 16-37. Time Stamp Register — High Byte (TSRH)
Figure 16-36. Transmit Buffer Priority Register (TBPR)
TSR14
PRIO6
6
0
6
x
(CANCTL0)”). In case of a transmission, the CPU can only read the time
MC9S12XE-Family Reference Manual Rev. 1.23
Section 16.3.2.7, “MSCAN Transmitter Flag Register
Section 16.3.2.7, “MSCAN Transmitter Flag Register
Section 16.3.2.7, “MSCAN Transmitter Flag Register
TSR13
PRIO5
0
5
5
x
Chapter 16 Freescale’s Scalable Controller Area Network (S12MSCANV3)
TSR12
PRIO4
4
0
4
x
Section 16.3.2.11, “MSCAN Transmit Buffer Selection Register
Section 16.3.2.11, “MSCAN Transmit Buffer Selection Register
Section 16.3.2.11, “MSCAN Transmit Buffer Selection Register
TSR11
PRIO3
0
x
3
3
TSR10
PRIO2
2
0
2
x
(CANTFLG)”) and the
(CANTFLG)”) and the
(CANTFLG)”) and the
Access: User read/write
Access: User read/write
PRIO1
TSR9
Section 16.3.2.1,
0
x
1
1
PRIO0
TSR8
0
0
0
x
641
(1)
(1)