MPC564MZP56 Freescale Semiconductor, MPC564MZP56 Datasheet - Page 946

• Manufacturer Part Number: MPC564MZP56
• Description: IC MCU 512K FLASH 56MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Core: PowerPC
• Processor Series: MPC5xx
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 56 MHz
• Data Ram Size: 32 KB
• On-chip Adc: Yes
• Number Of Programmable I/os: 56
• Number Of Timers: 2
• Operating Supply Voltage: 0 V to 5 V
• Mounting Style: SMD/SMT
• A/d Bit Size: 10 bit
• A/d Channels Available: 32
• Height: 1.95 mm
• Interface Type: CAN, JTAG, QSPI, SCI, SPI, UART
• Length: 27 mm
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Supply Voltage (max): 2.7 V, 5.25 V
• Supply Voltage (min): 2.5 V, 4.75 V
• Width: 27 mm
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

Development Support
Note: DSCK and DSDI transitions are not required to be synchronous with CLKOUT.
23-32
DSDO
DSCK
DSDI
CLKOUT
DSDO
DSDI
Debug Port drives “ready” bit onto DSDO when ready for a new transmission.
Debug Port drives “ready” bit onto DSDO when CPU starts a read of DPIR or DPDR.
Figure 23-10. Synchronous Self Clock Serial Communication
READY
Figure 23-9. Asynchronous Clock Serial Communications
READY
START
Development Tool drives the “start” bit on DSDI (after detecting “ready” bit on
DSDO when in debug mode). The “start” bit is immediately followed by
a mode bit and a control bit and then 7 or 32 input data bits.
Development Tool drives the “start” bit on DSDI (after detecting “ready” bit on
DSDO when in debug mode). The “start” bit is immediately followed by
a mode bit and a control bit and then 7 or 32 input data bits.
START
MPC561/MPC563 Reference Manual, Rev. 1.2
MODE
S<0> S<1>
S<0>
MODECNTRLDI<0>
Debug Port detects the “start” bit on DSDI and follows
the “ready” bit with two status bits and 7 or 32 output data bits.
CNTRL
Debug Port detects the “start” bit on DSDI and follows
the “ready” bit with two status bits and 7 or 32 output data bits.
S<1>
DO
<0 >
DO<0>
DI<0>
DI<1>
DO
<1 >
DI<
<N-3>
<N-3>
1
DO
<N-2>
<N-2>
DI
DO
DI
<N-2>
<N-2>
DO
DI
<N-1>
<N-1>
DO
<N-1>
DI
<N-1>
DO
DI
<N>
DO
<N>
<N>
<N>
DO
DI
DI
Freescale Semiconductor