R5F61662N50FPV Renesas Electronics America, R5F61662N50FPV Datasheet - Page 257

MCU 24KB FLASH 384K 144-LQFP

R5F61662N50FPV

Manufacturer Part Number
R5F61662N50FPV
Description
MCU 24KB FLASH 384K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61662N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61662N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
8.8.5
As with the basic bus interface, either program wait insertion or pin wait insertion by the WAIT
pin can be used in the initial cycle (full access) on the burst ROM interface. See section 8.6.4,
Wait Control. Wait cycles cannot be inserted in a burst cycle.
8.8.6
When the burst ROM space is read by the CPU, the RDNCR setting for the corresponding space is
invalid.
The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus interface.
8.8.7
In the burst ROM interface, the extension cycles can be inserted in the same way as the basic bus
interface.
For the burst ROM space, the burst access can be enabled only in read access by the CPU. In this
case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension cycle can
be inserted only before the full access cycle. Note that no extension cycle can be inserted before or
after the burst access cycles.
In accesses other than read accesses by the CPU, the burst ROM space is equivalent to the basic
bus interface space. Accordingly, extension cycles can be inserted before and after the burst access
cycles.
Wait Control
Read Strobe (RD) Timing
Extension of Chip Select (CS) Assertion Period
Rev. 2.00 Sep. 16, 2009 Page 227 of 1036
Section 8 Bus Controller (BSC)
REJ09B0414-0200

Related parts for R5F61662N50FPV