IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 160
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 160 of 358
- Download datasheet (3Mb)
Target Mode Operation
3–86
PCI Compiler User Guide
Target Abort
Target abort refers to an abnormal termination because either the local
logic detected a fatal error, or the target will never be able to complete the
request. An abnormal termination may cause a fatal error for the
application that originally requested the transaction. A target abort
allows the transaction to complete gracefully, thus preserving normal
operation for other agents.
A target device issues an abort by deasserting devseln and trdyn and
asserting stopn. A target device must set the tabort_sig bit in the PCI
status register whenever it issues a target abort. Refer to
on page 3–33
function issuing an abort during a burst write cycle. It applies to all PCI
MegaCore functions, excluding the 64-bit extension signals as noted for
pci_mt32 and pci_t32.
1
The PCI Local Bus Specification, Revision 3.0 requires that a target
device issues an abort if the target device shares bytes in the
same DWORD with another device, and the byte enable
combination received byte requests outside its address range.
This condition most commonly occurs during I/O transactions.
The local-side device must ensure that this requirement is met,
and if it receives this type of transaction, it must assert
lt_abortn to request a target abort termination.
PCI Compiler Version 10.1
for more details.
Figure 3–30
shows the PCI MegaCore
Altera Corporation
“Status Register”
January 2011
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: