IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 333
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 333 of 358
- Download datasheet (3Mb)
PCI Testbench
Files
Altera Corporation
January 2011
The Altera PCI testbench is included and installed with the PCI Compiler.
Figure 8–2
subdirectory in the project directory.
1
Figure 8–2. PCI Testbench Directory Structure
Table 8–1
pci_sim/<HDL language>/<core> directory. For more information on
these files, refer to
mstr_tranx
mstr_pkg
trgt_tranx
trgt_tranx_mem_init.dat This file is the memory initialization file for the target
monitor
arbiter
pull_up
Table 8–1. Files Contained in the pci_sim/<HDL language>/<core>
Directory (Part 1 of 2)
You will probably modify the PCI testbench directory to
simulate your design, so SOPC Builder will not overwrite the
<core> directory when you regenerate the SOPC Builder system.
To revert back to the default PCI testbench settings at
regeneration time, just delete the pci_sim directory.
File(1)
gives a description of the PCI testbench files provided in the
PCI Compiler Version 10.1
shows the directory structure of the PCI testbench
“Testbench Specifications” on page
< project directory >
pci_sim
The master transactor defines the procedures
(VHDL) or tasks (Verilog HDL) that initiate PCI
transactions in the testbench.
The master package consists of descriptions of
procedures (VHDL) or tasks (Verilog HDL) for master
transactor (mstr_tranx) commands.
The target transactor simulates the target behavior in
the testbench and responds to PCI transactions.
transactor.
This module monitors the PCI transactions on the
bus and reports the results.
This module contains the PCI bus arbiter.
This module provides weak pull-up on the tri-stated
signals.
< HDL language >
< core >
Contains PCI testbench files
Description
PCI Compiler User Guide
8–4.
Testbench
8–3
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-PCI/MT64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/8](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: