IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 224
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 224 of 358
- Download datasheet (3Mb)
Testbench Specifications
4–14
PCI Compiler User Guide
in the PCI transactions as required by your application. You can also
create new procedures or tasks that are not currently implemented in the
target transactor by using the existing procedures or tasks as an example.
Bus Monitor (monitor)
The bus monitor displays PCI transactions and information messages to
the simulator's console window and in the log.txt file when an event
occurs on the PCI bus. The bus monitor also sends the PCI transaction
status to the master transactor. The bus monitor reports the following
messages:
■
■
■
■
■
■
The bus monitor reports the target termination messages depending on
the state of the trdyn, devseln, and stopn signals during a transaction.
The bus monitor reports a master abort if devseln is not asserted within
four clock cycles from the start of a PCI transaction. It reports that the
target is not responding if trdyn is not asserted within 16 clock cycles
from the start of the PCI transaction. You can modify the bus monitor to
include additional PCI protocol checks as needed by your application.
Clock Generator (clk_gen)
The clock generator, or clk_gen, module generates the PCI clock for the
Altera PCI testbench. This module generates a 66-Mhz clock if the
pciclk_66Mhz_enable parameter is set to true in the PCI testbench
top-level file, otherwise, it generates a 33-Mhz clock. The default value of
pciclk_66Mhz_enable is true.
Target retry
Target abort
Target terminated with disconnect-A (target terminated with data)
Target terminated with disconnect-B (target terminated without
data)
Master abort
Target not responding
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: