IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 6 of 358
- Download datasheet (3Mb)
Contents
Chapter 2. Parameter Settings
Chapter 3. Functional Description
vi
PCI Compiler User Guide
Compile the Design ............................................................................................................................. 1–16
Program a Device ................................................................................................................................ 1–18
PCI Timing Support ............................................................................................................................ 1–18
Using the Reference Designs .............................................................................................................. 1–19
Parameterize PCI Compiler ................................................................................................................. 2–1
PCI MegaCore Function Settings ........................................................................................................ 2–1
Read-Only PCI Configuration Registers ............................................................................................ 2–2
PCI Base Address Registers (BARs) .................................................................................................... 2–2
Advanced PCI MegaCore Function Features .................................................................................... 2–3
Variation File Parameters ..................................................................................................................... 2–7
Functional Overview ............................................................................................................................. 3–1
PCI Bus Signals .................................................................................................................................... 3–11
PCI Bus Commands ............................................................................................................................ 3–27
Configuration Registers ...................................................................................................................... 3–28
pci_mt32 MegaCore Function Reference Design ....................................................................... 1–19
pci_mt64 MegaCore Function Reference Design ....................................................................... 1–21
Target Device Signals & Signal Assertion .................................................................................... 3–6
Master Device Signals & Signal Assertion .................................................................................... 3–9
Parameterized Configuration Register Signals .......................................................................... 3–15
Local Address, Data, Command, & Byte Enable Signals ......................................................... 3–16
Target Local-Side Signals .............................................................................................................. 3–20
Master Local-Side Signals ............................................................................................................. 3–24
Vendor ID Register ......................................................................................................................... 3–31
Device ID Register .......................................................................................................................... 3–31
Command Register ........................................................................................................................ 3–32
Status Register ................................................................................................................................ 3–33
Revision ID Register ...................................................................................................................... 3–34
Class Code Register ........................................................................................................................ 3–35
Cache Line Size Register ............................................................................................................... 3–35
Latency Timer Register .................................................................................................................. 3–36
Header Type Register .................................................................................................................... 3–36
Base Address Registers .................................................................................................................. 3–37
CardBus CIS Pointer Register ....................................................................................................... 3–40
Subsystem Vendor ID Register .................................................................................................... 3–40
Subsystem ID Register ................................................................................................................... 3–41
Expansion ROM Base Address Register ..................................................................................... 3–41
Capabilities Pointer ........................................................................................................................ 3–42
Interrupt Line Register .................................................................................................................. 3–43
Synthesis & Compilation Instructions ................................................................................... 1–20
synthesis & Compilation Instructions .................................................................................... 1–22
Optional Registers ....................................................................................................................... 2–3
Optional Interrupt Capabilities ................................................................................................. 2–4
Master Features ........................................................................................................................... 2–4
PCI Compiler Version 10.1
Altera Corporation
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-PCI/MT64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/8](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: