M30800SAGP-BL#U5 Renesas Electronics America, M30800SAGP-BL#U5 Datasheet - Page 116

• Manufacturer Part Number: M30800SAGP-BL#U5
• Description: IC M32C/80 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30800SAGP-BL#U5

• Core Processor: M16C/80
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
Table 10.5 Interrupts without Interrupt Priority Levels and IPL
Table 10.4 Interrupt Sequence Execution Time
0
NOTES:
Watchdog Timer, NMI, Oscillation Stop Detection
Reset
Software, Address Match
_______
Peripheral Function
INT Instruction
NMI
Watchdog Timer
Undefined Instruction
Address Match
Overflow
BRK Instruction (relocatable vector table)
BRK Instruction (fixed vector table)
High-speed Interrupt
C
10.6.5 IPL Change when Interrupt Request is Acknowledged
1
9
0 .
8 /
B
1. Allocate interrupt vectors in even addresses.
2. Vectors are fixed to even addresses.
When a peripheral function interrupt request is acknowledged, IPL sets the priority level for the acknowl-
edged interrupt.
Software interrupts and special interrupts have no interrupt priority level. If an interrupt request that has
no interrupt priority level is acknowledged, the value shown in Table 10.5 is set in IPL as the interrupt
priority level.
0
0
0
2
7
G
N
1
o
o r
0 -
. v
u
1
0
p
0
, 1
0
2
0
Interrupt
_______
0
5
Page 95
Interrupt Source
f o
3
3
0
Even address
Odd address
Even address
Odd address
Even address
Even address
Even address
Odd address
Even address
Vector table is internal register
Interrupt Vector Address
(1)
(1)
(1)
(2)
(2)
(2)
14 cycles
16 cycles
12 cycles
14 cycles
13 cycles
14 cycles
17 cycles
19 cycles
19 cycles
5 cycles
16-Bit Bus
Level Set to IPL
Not changed
7
0
16 cycles
16 cycles
14 cycles
14 cycles
15 cycles
16 cycles
19 cycles
19 cycles
21 cycles
8-Bit Bus
10. Interrupts