M30800SAGP-BL#U5 Renesas Electronics America, M30800SAGP-BL#U5 Datasheet - Page 240

• Manufacturer Part Number: M30800SAGP-BL#U5
• Description: IC M32C/80 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30800SAGP-BL#U5

• Core Processor: M16C/80
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

R
R
M
e
E
3
. v
J
2
Figure 16.32 SIM Interface Format
0
16.7.2 Format
C
1
9
0 .
8 /
B
0
16.7.2.1 Direct Format
16.7.2.2 Inverse Format
0
0
2
7
G
N
parity), the UFORM bit in the UiC0 register to "0" (LSB first) and the UiLCH bit in the UiC1 register to
"0" (not inversed). When data are transmitted, data set in the UiTB register are transmitted with the
even-numbered parity, starting from D
UiRB register, starting from D
UiLCH bit to "1" (inversed). When data are transmitted, values set in the UiTB register are logically
inversed and are transmitted with the odd-numbered parity, starting from D
ceived, received data are logically inversed to be stored in the UiRB register, starting from D
odd-numbered parity determines whether a parity error occurs.
1
Set the PRYE bit to "1", the PRY bit to "0" (odd parity), the UFORM bit to "1" (MSB first) and the
Set the PRYE bit in the UiMR register (i=0 to 4) to "1" (parity enabled), the PRY bit to "1" (even
o
o r
0 -
. v
u
1
0
0
p
, 1
0
2
Transfer Clock
0
Transfer Clock
0
(1) Direct Format
(2) Inverse Format
5
Page 219
TxD
TxD
i=0 to 4
i
i
"H"
"H"
"H"
"H"
"L"
"L"
"L"
"L"
f o
3
3
0
0
. The even-numbered parity determines whether a parity error occurs.
D
D
0
7
0.
D
D
1
6
When data are received, received data are stored in the
D
D
2
5
D
D
3
4
D
D
3
4
D
D
2
5
D
D
6
1
D
D
7
0
16. Serial I/O (Special Function)
P: Even parity
P: Odd parity
P
P
7
. When data are re-
7
. The