M30800SAGP-BL#U5 Renesas Electronics America, M30800SAGP-BL#U5 Datasheet - Page 134

• Manufacturer Part Number: M30800SAGP-BL#U5
• Description: IC M32C/80 MCU ROMLESS 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30800SAGP-BL#U5

• Core Processor: M16C/80
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 45
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

M
R
R
e
E
3
. v
J
2
Figure 12.3 DMD0 and DMD1 Registers
0
C
1
9
8 /
0 .
B
0
0
0
2
G
7
N
1
o r
o
0 -
. v
DMA Mode Register 0
u
b7
1
DMA Mode Register 1
b7
NOTE:
p
0
NOTE:
0
, 1
0
b6
1. Use the LDC instruction to set the DMD0 register.
b6
1. Use the LDC instruction to set the DMD1 register.
2
0
b5
b5
0
5
b4
b4
Page 113
b3
b3
b2
b2
b1
b1
b0
f o
b0
3
Symbol
3
MD00
MD01
MD10
Symbol
MD11
RW0
RW1
BW0
BW1
MD20
MD21
MD30
MD31
0
BW2
RW2
BW3
RW3
Bit
Bit
Symbol
DMD0
Symbol
DMD1
(1)
(1)
Channel 0 Transfer
Mode Select Bit
Channel 0 Transfer
Unit Select Bit
Channel 0 Transfer
Direction Select Bit
Channel 1 Transfer
Mode Select Bit
Channel 1 Transfer
Unit Select Bit
Channel 1 Transfer
Direction Select Bit
Channel 2 Transfer
Mode Select Bit
Channel 2 Transfer
Unit Select Bit
Channel 2 Transfer
Direction Select Bit
Channel 3 Transfer
Mode Select Bit
Channel 3 Transfer
Unit Select Bit
Channel 3 Transfer
Direction Select Bit
Bit Name
Bit Name
Address
(CPU Internal Register)
Address
(CPU internal register)
b1 b0
0 0: DMA disabled
0 1: Single transfer
1 0: Do not set to this value
1 1: Repeat transfer
0: 8 bits
1: 16 bits
0: Fixed address to memory (forward direction)
1: Memory (forward direction) to fixed address
b5 b4
0 0: DMA disabled
0 1: Single transfer
1 0: Do not set to this value
1 1: Repeat transfer
0: 8 bits
1: 16 bits
0: Fixed address to memory (forward direction)
1: Memory (forward direction) to fixed address
b1 b0
0 0: DMA disabled
0 1: Single transfer
1 0: Do not set to this value
1 1: Repeat transfer
0: 8 bits
1: 16 bits
0: Fixed address to memory (forward direction)
1: Memory (forward direction) to fixed address
b5 b4
0 0 : DMA disabled
0 1 : Single transfer
1 0 : Do not set to this value
1 1 : Repeat transfer
0: 8 bits
1: 16 bits
0: Fixed address to memory (forward direction)
1: Memory (forward direction) to fixed address
After Reset
00
Function
16
Function
After Reset
00
16
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
12. DMAC