HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 189

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit
10
9
8
7
to
3
2
1, 0
Bit Name
ICIS0
WDBE
WAITE
ICIS2
Initial Value
1
0
0
0
0
All 0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Idle Cycle Insert 0
When an external read cycle and external write
cycle are performed consecutively, an idle cycle
can be inserted between the bus cycles.
0: Idle cycle not inserted
1: Idle cycle inserted
Write Data Buffer Enable
The write data buffer function can be used for
an external write cycle or DMAC single address
transfer cycle.
0: Write data buffer function not used
1: Write data buffer function used
WAIT Pin Enable
Selects enabling or disabling of wait input by
the WAIT pin.
0: Wait input by WAIT pin disabled
1: Wait input by WAIT pin enabled
Reserved
These are readable/writable bits, but the write
value should always be 0.
Idle Cycle Insert 2
When an external write cycle and external read
cycle are performed consecutively, an idle cycle
can be inserted between the bus cycles.
0: Idle cycle not inserted
1: Idle cycle inserted
Note: Bit 2 is a reserved bit in the H8S/2678
Reserved
These bits can be read from or written to.
However, the write value should always be 0.
WAIT pin can be used as I/O port
Rev. 3.00 Mar 17, 2006 page 137 of 926
Group. This bit is readable/writable, but
the write value should always be 0.
Section 6 Bus Controller (BSC)
REJ09B0283-0300

Related parts for HD64F2676VFC33