HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 553

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.13.2 Port E Data Register (PEDR)
PEDR stores output data for the port E pins.
10.13.3 Port E Register (PORTE)
PORTE shows port E pin states.
PORTE cannot be modified.
Note:
Bit
7
6
5
4
3
2
1
0
Bit
7
6
5
4
3
2
1
0
Bit Name
PE7DR
PE6DR
PE5DR
PE4DR
PE3DR
PE2DR
PE1DR
PE0DR
Bit Name
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
* Determined by the states of pins PE7 to PE0.
Initial Value
0
0
0
0
0
0
0
0
Initial Value
Undefined *
Undefined *
Undefined *
Undefined *
Undefined *
Undefined *
Undefined *
Undefined *
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
Description
Output data for a pin is stored when the pin function
is specified to a general purpose I/O.
Description
If a port E read is performed while PEDDR bits are
set to 1, the PEDR values are read. If a port E read
is performed while PEDDR bits are cleared to 0, the
pin states are read.
Rev. 3.00 Mar 17, 2006 page 501 of 926
Section 10 I/O Ports
REJ09B0283-0300

Related parts for HD64F2676VFC33