HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 569

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.16.1 Port H Data Direction Register (PHDDR)
The individual bits of PHDDR specify input or output for the pins of port H.
PHDDR cannot be read; if it is, an undefined value will be read.
Note:
Bit
7
to
4
3
2
1
0
Bit Name
PH3DDR
PH2DDR
PH1DDR
PH0DDR
* Only in H8S/2678R Group.
Initial Value
All 0
0
0
0
0
R/W
W
W
W
W
Description
Reserved
If these bits are read, they will return an undefined
value.
When the OE output enable bit (OEE) and OE
output select bit (OES) are set to 1, pin PH3
functions as the OE output pin. Otherwise, when bit
CS7E is set to 1, pin PH3 functions as a CS output
pin when the corresponding PHDDR bit is set to 1,
and as an input port when the bit is cleared to 0.
When bit CS7E is cleared to 0, pin PH3 is an I/O
port, and its function can be switched with PHDDR.
When the CS output enable bits (CS6E to CS4E)
are set to 1, pins PH2 to PH0 function as CS output
pins when the corresponding PHDDR bit is set to 1,
and as I/O ports when the bit is cleared to 0. When
CS6E to CS4E are cleared to 0, pins PH2 to PH0
are I/O ports, and their functions can be switched
with PHDDR.
Pins PH3 to PH0 are I/O ports, and their functions
can be switched with PHDDR.
Modes 1, 2, 3 * (when EXPE = 1), 4, 5, 6, and 7
(when EXPE = 1)
Mode 3 * (EXPE = 0) and Mode 7 (when EXPE =
0)
Rev. 3.00 Mar 17, 2006 page 517 of 926
Section 10 I/O Ports
REJ09B0283-0300

Related parts for HD64F2676VFC33