EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 1023
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 1023 of 1154
- Download datasheet (32Mb)
Chapter 2: Transceiver Design Flow Guide for Stratix IV Devices
Architecture
February 2011 Altera Corporation
Clocking
f
f
The Stratix IV GX transceiver is clocked by various input reference clocks, for
example:
■
■
■
Identify the transceiver channels input reference clock sources, for example:
■
■
■
For transceiver-FPGA interface clocking:
■
For information about transceiver specifications, refer to the
Characteristics for Stratix IV Devices
■
■
For information about transceiver clocking, refer to the
Stratix IV Devices
After you identify the required transceiver parameters, start the implementation and
integration phase.
Dedicated transceiver reference clock (refclk) pins. Altera recommends using
refclk pins whenever possible because the refclk pins yield reduced jitter on the
transmitted data.
Clock sources connected to global clock lines.
Clock outputs from the phase-locked loops (PLLs) in the FPGA fabric.
Ensure that your selected device has the required number of input reference clock
resources to implement your design.
Ensure that the transceiver clock input supports the required I/O standards.
Ensure that the clocking restrictions work with your selected device:
■
■
■
Ensure that the transceiver-FPGA interface clock frequency limits meet your
system requirements.
Identify the clocking scheme to clock the transceiver data to the logic in the FPGA
fabric. For example, if your design has multiple transceiver channels that run at
the same data rate and are connected to the one upstream link, you might be able
to use a single transceiver-FPGA clock to provide clocks to the transceiver data
path, which can conserve clock routing resources.
If you are using Basic (PMA direct) mode, determine whether you require a
left/right PLL to provide phase shifted clocks to the FPGA fabric. The left/right
PLL clocks the data received and transmitted between the transceiver and the
FPGA fabric interface and may be required to meet the timing requirements of the
data transfer.
Check whether the allowed frequencies for the transceiver input reference
clocks meet your system requirements.
If you use the PLL cascade clock, understand its restrictions.
If you are using the auxiliary transmit (ATX) PLL, understand the
recommendations for the input reference clock sources and the restrictions on
data rate ranges supported by the ATX PLL.
chapter.
chapter.
Transceiver Clocking in
Stratix IV Device Handbook Volume 3
DC and Switching
2–5
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: