EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 544
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 544 of 1154
- Download datasheet (32Mb)
1–100
Figure 1–87. CMU Channels in a Transceiver Block
Notes to
(1) Clocks are provided to support bonded channel functional mode.
(2)
Stratix IV Device Handbook Volume 2: Transceivers
For more information, refer to the
Figure
CMU Channel Architecture
Input Reference
Input Reference
1–87:
Clocks (2)
Clocks (2)
An optional rx_phase_comp_fifo_error port is available in all functional modes to
indicate a receiver phase compensation FIFO under-run or overflow condition. The
rx_phase_comp_fifo_error signal is asserted high when the phase compensation
FIFO gets either full or empty. This feature is useful to verify a phase compensation
FIFO under-run or overflow condition as a probable cause of link errors.
Stratix IV GX and GT devices contain two CMU channels—CMU0 and CMU1—within
each transceiver block that you can configure as a transceiver channel or as a clock
generation block. In addition, each CMU channel contains a CMU PLL that provides
clocks to the transmitter channels within the same transceiver block.
Figure 1–87
Receiver Phase Compensation FIFO Error Flag
Stratix IV Transceiver Clocking
To Transmitter PMA
To Transmitter PMA
To Transmitter PCS
To Transmitter PCS
shows the two CMU channels in a transceiver block.
Low-Speed Parallel Clock
High-Speed Serial Clock
High-Speed Serial Clock
Low-Speed Parallel Clock
High-speed serial clock from xN bottom
High-speed serial clock from xN bottom
Low-speed parallel clock from xN bottom
Transmitter Channel 0
High-speed serial clock from xN top
High-speed serial clock from xN top
Low-speed parallel clock from xN top
Low-speed parallel clock from xN bottom
Low-speed parallel clock from xN top
Transmitter Channel 2
CMU1 Channel
chapter.
CMU0 Channel
Transmitter Channel 1
Transmitter Channel 3
Stratix IV GX Transceiver Block
Local Clock
Local Clock
Divider
Divider
Block
Block
Chapter 1: Transceiver Architecture in Stratix IV Devices
PARALLEL Clock (1)
High-Speed Clock
SERIAL Clock (1)
High-Speed Clock
High-Speed
CMU0 PLL
CMU1 PLL
Low-Speed
February 2011 Altera Corporation
Transceiver Block Architecture
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: