EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 851

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Quartus II MegaWizard Plug-In Manager Interfaces to Support Dynamic Reconfiguration
February 2011 Altera Corporation
ALTGX_RECONFIG MegaWizard Plug-In Manager
Interfacing ALTGX and ALTGX_RECONFIG Instances
f
Use the ALTGX_RECONFIG MegaWizard Plug-In Manager to instantiate the
dynamic reconfiguration controller.
For more information, refer to the
Guide.
The reconfig_clk Clock Requirements for the ALTGX_RECONFIG Instance
You must connect the reconfig_clk input port of the ALTGX_RECONFIG instance to
the same clock that is connected to the reconfig_clk input port of the ALTGX
instance.
Table 5–3 on page 5–4
reconfig_clk input port for the Receiver only, Receiver and Transmitter, and
Transmitter only configuration modes of the ALTGX instance.
Based on the ALTGX configurations (Receiver only, Transmitter only, and Receiver
and Transmitter) controlled by the ALTGX_RECONFIG instance, select the fastest
reconfig_clk frequency value. This satisfies both the offset cancellation control for
the receiver channels and the dynamic reconfiguration of the transmitter and receiver
channels.
To dynamically reconfigure the transceiver channel, you must understand the
concepts related to interfacing the transceivers with the dynamic reconfiguration
controller. These concepts are:
Logical Channel Addressing
The dynamic reconfiguration controller identifies a transceiver channel by using the
logical channel address. The What is the starting channel number? option in the
ALTGX MegaWizard Plug-In Manager allows you to set the logical channel address of
all the channels within the ALTGX instance.
For channel reconfiguration with transmitter PLL select mode, the logical channel
addressing concept extends to transmitter PLLs. For more information, refer to
“Logical Channel Addressing When Using Additional PLLs” on page
The following sections describe the concept of logical channel addressing for ALTGX
instances configured with:
“Logical Channel Addressing” on page 5–5
“Total Number of Channels Option in the ALTGX_RECONFIG Instance” on
page 5–10
“Connecting the ALTGX and ALTGX_RECONFIG Instances” on page 5–11
Regular transceiver channels (PCS and PMA channels)
PMA-only channels
A combination of PMA-only channels and regular transceiver channels
lists the range of frequency values allowed for the
Stratix IV ALTGX_RECONFIG Megafunction User
Stratix IV Device Handbook Volume 2: Transceivers
5–51.
5–5

Related parts for EP4SE530H40I3