EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 76

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

3–20
Stratix IV Device Handbook Volume 1
f
Figure 3–18
behavior in old data mode for M9K and M144K blocks.
Figure 3–18. M9K and M144K Blocks Same-Port Read-During-Write: Old Data Mode
Mixed-Port Read-During-Write Mode
This mode applies to a RAM in simple or true dual-port mode that has one port
reading from and the other port writing to the same address location with the same
clock.
In this mode, you also have two output choices: “old data” or “don’t care”. In old data
mode, a read-during-write operation to different ports causes the RAM outputs to
reflect the “old data” at that address location. In don’t care mode, the same operation
results in a “don’t care” or “unknown” value on the RAM outputs.
Read-during-write behavior is controlled with the RAM MegaWizard Plug-In
Manager. For more information, refer to the
Guide.
Figure 3–19
behavior for old data mode in MLABs.
Figure 3–19. MLABs Mixed-Port Read-During-Write: Old Data Mode
q_b(registered)
q_a (asyn)
wraddress
rdaddress
byteena_a
address
bytenna
data_in
data_a
wrena
wrena
clk_a
rdena
clk_a
shows sample functional waveforms of same-port read-during-write
shows a sample functional waveform of mixed-port read-during-write
AAAA
11
A123
01
A0 (old data)
A0 (old data)
A0
A0
BBBB
01
B456
10
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
A0
D
old
D
old
AAAA
CCCC
10
23
C789
00
Internal Memory (RAM and ROM) User
B423
AABB
DDDD
11
DDDD
A1(old data)
A1(old data)
EEEE
A1
A1
01
February 2011 Altera Corporation
A1
EEEE
11
DDDD
DDDD
FFFF
10
Design Considerations
FFFF
EEEE
DDEE