EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 930
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 930 of 1154
- Download datasheet (32Mb)
5–84
Table 5–16. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 9 of 13)
Stratix IV Device Handbook Volume 2: Transceivers
rx_eqdcgain[2:0] (1),
tx_vodctrl_out[2:0]
tx_preemp_0t_out[4:0]
tx_preemp_1t_out[4:0]
tx_preemp_2t_out[4:0]
rx_eqctrl_out[3:0]
rx_eqdcgain_out[2:0]
Port Name
(2)
Output
Output
Output
Output
Output
Output
Output
Input/
Input
This is an optional equalizer DC gain write control.
The width of this signal is fixed to 3 bits if you enable either the Use
'logical_channel_address' port for Analog controls
reconfiguration option or the Use same control signal for all the
channels option in the Analog controls screen. Otherwise, the
width of this signal is 3 bits per channel.
For more information, refer to
Controls” on page
The following values are the legal settings allowed for this signal:
3’b000 => 0 dB
3’b001 => 3 dB
3’b010 => 6 dB
3’b011 => 9 dB
3’b100 => 12 dB
All other values => N/A
For more information, refer to the “Programmable Equalization and
DC Gain” section of the
Devices
This is an optional transmit V
reads out the value written into the V
of this output signal depends on the number of channels controlled
by the dynamic reconfiguration controller.
This is an optional pre-tap, pre-emphasis read control signal. This
signal reads out the value written by its input control signal. The
width of this output signal depends on the number of channels
controlled by the dynamic reconfiguration controller.
This is an optional first post-tap, pre-emphasis read control signal.
This signal reads out the value written by its input control signal.
The width of this output signal depends on the number of channels
controlled by the dynamic reconfiguration controller.
This is an optional second post-tap pre-emphasis read control
signal. This signal reads out the value written by its input control
signal. The width of this output signal depends on the number of
channels controlled by the dynamic reconfiguration controller.
This is an optional read control signal to read the equalization
setting of the ALTGX instance. The width of this output signal
depends on the number of channels controlled by the dynamic
reconfiguration controller.
This is an optional equalizer DC gain read control signal. This signal
reads out the settings of the ALTGX instance DC gain. The width of
this output signal depends on the number of channels controlled by
the dynamic reconfiguration controller.
chapter.
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
5–13.
Transceiver Architecture in Stratix IV
Description
OD
Dynamic Reconfiguration Controller Port List
“Dynamically Reconfiguring PMA
read control signal. This signal
OD
February 2011 Altera Corporation
control register. The width
(Note
3),
(4)
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: