DS3105 Maxim Integrated Products, DS3105 Datasheet - Page 8

• Manufacturer Part Number: DS3105
• Description: Line Card Timing IC
• Manufacturer: Maxim Integrated Products

4 DETAILED DESCRIPTION
Figure 3-1
detailed feature list.
The DS3105 is a complete line card timing IC. At the core of this device are two digital phase-locked loops (DPLLs)
labeled T0 and T4
synthesis (DFS) techniques to implement PLLs that are precise, flexible, and have consistent performance over
voltage, temperature, and manufacturing process variations. The DS3105’s DPLLs are digitally configurable for
input and output frequencies, loop bandwidth, damping factor, pull-in/hold-in range, and a variety of other factors.
Both DPLLs can directly lock to many common telecom frequencies and also can lock at 8 kHz to any multiple of 8
kHz up to 156.25 MHz. The DPLLs can also tolerate and filter significant amounts of jitter and wander.
In typical line card applications, the T0 DPLL takes reference clock signals from two redundant system timing
cards, monitors both, selects one, and uses that reference to produce a variety of clocks that are needed to time
the outgoing traffic interfaces of the line card (SONET/SDH, PDH, Synchronous Ethernet, etc.). To perform this role
in a variety of systems with diverse performance requirements, the T0 DPLL has a sophisticated feature set and is
highly configurable. T0 can automatically transition among free-run, locked and holdover states without software
intervention. In free-run, T0 generates a stable, low-noise clock with the same frequency accuracy as the external
oscillator connected to the REFCLK pin. With software calibration the DS3105 can even improve the accuracy to
within ±0.02 ppm. When at least one input reference clock has been validated, T0 transitions to the locked state in
which its output clock accuracy is equal to the accuracy of the input reference. While in the locked state, T0
acquires an average frequency value to use as the holdover frequency. When its selected reference fails, T0 can
very quickly detect the failure and enter the holdover state to avoid affecting its output clock. From holdover it can
automatically switch to another input reference, again without affecting its output clock (hitless switching).
Switching among input references can be either revertive or nonrevertive. When all input references are lost, T0
stays in holdover in which it generates a stable low-noise clock with initial frequency accuracy equal to its stored
holdover value and drift performance determined by the quality of the external oscillator. T0 can also perform
phase build-outs and fine-granularity output clock phase adjustments.
In the DS3105 the T4 DPLL can only be used as an optional clock monitoring block. T4 can be directed to lock to
an input clock and can measure the frequency of the input clock or the phase difference between two input clocks.
At the front end of the T0 DPLL is the Input Clock Selector, Divider, and Monitor (ICSDM) block. This block
continuously monitors as many as 5 different input clocks of various frequencies for activity and coarse frequency
accuracy. In addition, ICSDM maintains an input clock priority table for the T0 DPLL and can automatically select
and provide the highest priority valid clock to T0 without any software intervention. The ICSDM block can also
divide the selected clock down to a lower rate as needed by the DPLL.
The Output Clock Synthesizer and Selector (OCSS) block shown in
contains three output APLLs—T0 APLL, T0 APLL2 and T4 APLL—and their associated DFS engines and output
divider logic plus several additional DFS engines. The APLL DFS blocks do frequency translation, creating clocks
of various frequencies that are phase/frequency locked to the output clock of the associated DPLL. The APLLs
multiply the clock rates from the APLL DFS blocks and simultaneously attenuate jitter. Altogether the output blocks
of the DS3105 can produce more than 90 different output frequencies including common SONET/SDH, PDH and
Synchronous Ethernet rates plus 2 kHz and 8 kHz frame sync pulses. Note that in the DS3105 the T4 APLL and its
DFS engine are hardwired to the T0 DPLL and cannot be connected to the T4 DPLL.
The entire chip is clocked from the external oscillator connected to the REFCLK pin. Thus the free-run and
holdover stability of the DS3105 is entirely a function of the stability of the external oscillator, the performance of
which can be selected to match the application: typically XO or TCXO. The 12.8MHz clock from the external
oscillator is multiplied by 16 by the Master Clock Generator block to create the 204.8MHz master clock used by the
rest of the device.
1
These names are adapted from output ports of the SETS function specified in ITU and ETSI standards such as ETSI EN 300 462-2-1.
nomenclature.
Although strictly speaking these names are appropriate only for timing card ICs such as the DS3100 that can serve as the SETS function, the
names have been carried over to the DS3105 so that all of the products in Dallas/Maxim’s timing IC product line have consistent
Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.
illustrates the blocks described in this section and how they relate to one another. Section
1
. DPLL technology makes uses of digital-signal processing (DSP) and digital-frequency
Preliminary. Subject to Change Without Notice.
8 of 110
Figure 3-1
and in more detail in
5
Figure 7-1
provides a
DS3105