DS3105 Maxim Integrated Products, DS3105 Datasheet - Page 88

no-image

DS3105

Manufacturer Part Number
DS3105
Description
Line Card Timing IC
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3105
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS31055Y5S104M16
Manufacturer:
MURATA
Quantity:
30 000
Part Number:
DS31055Y5S223S50
Manufacturer:
MURATA
Quantity:
30 000
Part Number:
DS3105LN+
Manufacturer:
Microsemi Consumer Medical Product Group
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Name
Default
Bit 7: Low-Frequency Input Clock Noise Window (NW). For 2 kHz, 4 kHz or 8 kHz input clocks, this
configuration bit enables a ±5% tolerance noise window centered around the expected clock edge location. Noise-
induced edges outside this window are ignored, reducing the possibility of phase hits on the output clocks. This
only applies to the T0 DPLL and should be enabled only when the T0 DPLL is locked to an input and the 180
phase detector is being used.
Register Name:
Register Description:
Register Address:
Name
Default
The PHASE1 and PHASE2 registers must be read consecutively. See section 8.3.
Bits 7 to 0: Current DPLL Phase (PHASE[7:0]). The full 16-bit PHASE[15:0] field spans this register and the
PHASE2
detector. The value is the output of the phase averager. When T4T0=0 in the
the current phase of the T0 DPLL. When T4T0=1, PHASE indicates the current phase of the T4 DPLL. The
averaged phase difference in degrees is equal to PHASE * 0.707. See section 7.7.10.
Register Name:
Register Description:
Register Address:
Name
Default
Bits 7 to 0: Current DPLL Phase (PHASE[15:8]). See the
Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.
0 = All edges are recognized by the T0 DPLL
1 = Only edges within the ±5% tolerance window are recognized by the T0 DPLL
register. PHASE is a 2’s-complement signed integer that indicates the current value of the phase
Bit 7
Bit 7
Bit 7
NW
0
0
0
Bit 6
Bit 6
Bit 6
--
0
0
0
PHMON
Phase Monitor Register
76h
PHASE1
Phase Register 1
77h
PHASE2
Phase Register 2
78h
Preliminary. Subject to Change Without Notice.
Bit 5
Bit 5
Bit 5
--
0
0
0
88 of 110
Bit 4
Bit 4
Bit 4
--
0
0
0
PHASE[15:8]
PHASE[7:0]
PHASE1
Bit 3
Bit 3
Bit 3
0
0
0
register description.
MCR11
Bit 2
Bit 2
Bit 2
1
0
0
--
register, PHASE indicates
Bit 1
Bit 1
Bit 1
0
1
0
Bit 0
Bit 0
Bit 0
DS3105
0
0
0

Related parts for DS3105